

ProASIC3[®]E Flash Family FPGAs

with Optional Soft ARM[®] Support



Advanced v0.5

FlashLock

Features and Benefits

High Capacity

- 600 k to 3 Million System Gates ٠
- 108 k to 504 kbits of True Dual-Port SRAM
- Up to 616 User I/Os

Reprogrammable Flash Technology

- 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
- Live At Power-Up (LAPU) Level 0 Support
- **Single-Chip Solution**
- **Retains Programmed Design When Powered Off**

On-Chip User Nonvolatile Memory

• 1 kbit of FlashROM with Synchronous Interfacing

High Performance

- 350 MHz System Performance
- 3.3 V, 66 MHz 64-Bit PCI

In-System Programming (ISP) and Security

- Secure ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption via JTAG (IEEE1532compliant) FlashLock[®] to Secure FPGA Contents

Low Power

- 1.5 V Core Voltage for Low Power
- Support for 1.5-V-Only Systems Low-Impedance Flash Switches

High-Performance Routing Hierarchy

- Segmented, Hierarchical Routing and Clock Structure
- Ultra-Fast Local and Long-Line Network
- Enhanced High-Speed, Very-Long-Line Network High-Performance, Low-Skew Global Network
- Architecture Supports Ultra-High Utilization

Table 1 • **ProASIC3E Product Family**

Pro (Professional) I/O

- 700 Mbps DDR, LVDS-Capable I/Os

- 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation Bank-Selectable I/O Voltages Up to 8 Banks per Chip Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V/ 2.5 V/1.8 V/1.5 V, 3.3 V PCI/3.3 V PCI-X, and LVCMOS 2.5 V/5.0 V Input
- Differential I/O Standards: LVPECL, LVDS, BLVDS, and M-LVDS
- Voltage-Referenced I/O Standards: GTL+ 2.5 V/3.3 V, GTL 2.5 V/3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3 Class I and II
- I/O Registers on Input, Output, and Enable Paths
- Hot-Swappable and Cold Sparing I/Os
- Programmable Output Slew Rate and Drive Strength
- Programmable Input Delay
- Schmitt-Trigger Option on Single-Ended Inputs
- Weak Pull-Up/Down IEEE1149.1 (JTAG) Boundary Scan Test
- Pin-Compatible Packages Across the ProASIC3E Family

Clock Conditioning Circuit (CCC) and PLL

- Six CCC Blocks, Each with an Integrated PLL Flexible Phase-Shift, Multiply/Divide, and Delay
- Capabilities Wide Input Frequency Range (1.5 MHz to 350 MHz)

SRAMs and FIFOs

- Variable-Aspect Ratio 4,608-Bit RAM Blocks (x1, x2, x4, x9, x18 Organizations Available)
- True Dual-Port SRAM (except x18)
- 24 SRAM and FIFO Configurations with Synchronous Operation up to 350 MHz

Soft ARM7[™] Core Support in M7 ProASIC3E

Devices

CoreMP7Sd (with debug) and CoreMP7S (without debug)

ProASIC3E Devices	A3PE600	A3PE1500	A3PE3000
ARM-Enabled ProASIC3E Devices ¹	M7A3PE600	M7A3PE1500	M7A3PE3000
System Gates	600 k	1.5 M	3 M
VersaTiles (D-Flip-Flops)	13,824	38,400	75,264
RAM kbits (1,024 bits)	108	270	504
4,608 Bit Blocks	24	60	112
FlashROM Bits	1 k	1 k	1 k
Secure (AES) ISP	Yes	Yes	Yes
CCCs with Integrated PLLs ²	6	6	6
VersaNet Globals ³	18	18	18
I/O Banks	8	8	8
Maximum User I/Os	270	439	616
Package Pins PQFP FBGA	PQ208 FG256, FG484	PQ208 FG484, FG676	PQ208 FG484, FG896

Notes:

- 1. Refer to the CoreMP7 datasheet for more information.
- 2. The PQ208 package has six CCCs and two PLLs.
- 3. Six chip (main) and three quadrant global networks are available.
- 4 For devices supporting lower densities, refer to the ProASIC3 Flash FPGAs datasheet.

I/Os Per Package¹

ProASIC3E Devices	A3P	E600	A3PE	1500 ³	A3PE3000 ³ M7A3PE3000					
ARM-Enabled ProASIC3E Devices	M7A3	PE600	M7A3	PE1500						
			I/O	Types						
Package	Single-Ended I/O ¹	Differential I/O Pairs	Single-Ended I/O ¹	Differential I/O Pairs	Single-Ended I/O ¹	Differential I/O Pairs				
PQ208	147	65	147	65	147	65				
FG256	165	79	-	_	-	_				
FG484	270	135	280	136	280	136				
FG676	-	_	439	209	-	_				
FG896	-	-	-	_	616	300				

Notes:

1. When considering migrating your design to lower or higher density devices, refer to the "Package Pin Assignments" section on page 4-1 to ensure complying with design and board migration requirements.

2. Each used differential I/O pair reduces the number of single-ended I/Os available by two.

3. For A3PE1500 and A3PE3000 devices, the usage of certain I/O standards is limited:


SSTL3(I) and (II): up to 40 I/Os per north or south bank
 LVPECL / GTL+ 3.3 V / GTL 3.3 V: up to 48 I/Os per north or south bank
 SSTL2(I) and (II) / GTL+ 2.5 V/ GTL 2.5 V: up to 72 I/Os per north or south bank

4. FG256 and FG484 are footprint-compatible packages.

5. When using voltage-referenced I/O standards, one I/O pin should be assigned as a voltage-referenced pin (V_{REF}) per minibank (group of I/Os). Refer to the "I/O Banks and I/O Standards Compatibility" section on page 2-28 for more information about V_{REF} and the use of minibanks.



ProASIC3E Ordering Information



Note: *–F Speed Grade – DC and switching based only on simulation. The characteristics are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. This speed grade is only supported in commercial temperature range.

Temperature Grade Offerings

	A3PE600	A3PE1500	A3PE3000
Package	M7A3PE600	M7A3PE1500	M7A3PE3000
PQ208	C, I	C, I	C, I
FG256	C, I	-	-
FG484	C, I	C, I	C, I
FG676	-	C, I	-
FG896	-	-	C, I

Note: C = Commercial Temperature Range: 0°C to 70°C Ambient<math>I = Industrial Temperature Range: -40°C to 85°C Ambient

Speed Grade and Temperature Grade Matrix

Temperature Grade	-F ¹	Std.	-1	-2
C ²	✓	✓	✓	1
³	_	✓	✓	✓

Notes:

1. DC and switching characteristics for –F speed grade targets based only on simulation. The characteristics provided for –F speed grade are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. The –F speed grade is only supported in commercial temperature range.

2. C = Commercial Temperature Range: 0°C to 70°C Ambient

3. I = Industrial Temperature Range: -40°C to 85°C Ambient

Datasheet references made to ProASIC3E devices also apply to ARM-enabled ProASIC3E devices. The part numbers start with M7.

Contact your local Actel representative for device availability (http://www.actel.com/contact/offices/index.html).



Table of Contents

Introduction and Overview

General Description
Related Documents 1-6
Device Architecture
Introduction
Device Overview
Pin Descriptions
Software Tools
Programming
Security

ISP 2-54

DC and Switching Characteristics

General Specifications	3-1
Calculating Power Dissipation	3-5
User I/O Characteristics	3-11
VersaTile Characteristics	3-60
Global Resource Characteristics	3-64
Embedded SRAM and FIFO Characteristics	3-67
Embedded FlashROM Characteristics	3-76
JTAG 1532 Characteristics	3-76

Package Pin Assignments

208-Pin PQFP	 	 	 • •	• •	 	 • •	• •	 	• •	 	 	 		 	 	 •	4-1
256-Pin FBGA	 	 	 		 	 		 	• •	 	 	 		 	 •		4-8
484-Pin FBGA	 	 	 		 	 	• •	 	• •	 	 	 		 	 	 4	4-12
676-Pin FBGA	 	 	 		 	 	• •	 	• •	 	 	 	•	 	 	 4	4-18
896-Pin FBGA	 	 	 		 	 		 		 	 	 		 		 2	4-19

Datasheet Information

List of Changes	5-1
Datasheet Categories	5-3
Export Administration Regulations (EAR)	5-3



Introduction and Overview

General Description

ProASIC3E, the third-generation family of Actel Flash FPGAs, offers performance, density, and features beyond those of the ProASIC^{PLUS®} family. The nonvolatile Flash technology gives ProASIC3E devices the advantage of being a secure, low-power, single-chip solution that is live at power-up. ProASIC3E is reprogrammable and offers time-to-market benefits at an ASIC-level unit cost. These features enable designers to create high-density systems using existing ASIC or FPGA design flows and tools.

ProASIC3E devices offer 1 kbit of on-chip, programmable, nonvolatile FlashROM memory storage as well as clock conditioning circuitry based on six integrated phase-locked loops (PLLs). ProASIC3E devices have up to 3 million system gates, supported with up to 504 kbits of true dual-port SRAM and up to 616 user I/Os.

All ProASIC3E devices support the ARM7 soft IP core, and the ARM-enabled devices have Actel ordering numbers that begin with M7A3PE.

Flash Advantages

Reduced Cost of Ownership

Advantages to the designer extend beyond low-unit cost, performance, and ease of use. Unlike SRAM-based FPGAs, the Flash-based ProASIC3E devices allow for all functionality to be live at power-up; no external boot PROM is required. On-board security mechanisms prevent access to all the programming information and enable secure remote updates of the FPGA logic. Designers can perform secure remote in-system reprogramming to support future design iterations and field upgrades with confidence that valuable intellectual property (IP) cannot be compromised or copied. Secure ISP can be performed using the industry-standard AES algorithm. The ProASIC3E family device architecture mitigates the need for ASIC migration at higher user volumes. This makes the ProASIC3E family a costeffective ASIC replacement solution, especially for applications in the consumer, networking/ communications, computing, and avionics markets.

Security

The nonvolatile, Flash-based ProASIC3E devices require no boot PROM, so there is no vulnerable external bitstream that can be easily copied. ProASIC3E devices incorporate FlashLock, which provides a unique combination of reprogrammability and design security without external overhead, advantages that only an FPGA with nonvolatile, Flash programming can offer.

ProASIC3E devices utilize a 128-bit Flash-based lock and a separate AES key to secure programmed intellectual property and configuration data. In addition, all FlashROM data in the ProASIC3E devices can be encrypted prior to loading, using the industry-leading AES-128 (FIPS192) bit block cipher encryption standard. The AES standard was adopted by the National Institute of Standards and Technology (NIST) in 2000, and replaces the 1977 DES standard. ProASIC3E devices have a built-in AES decryption engine and a Flash-based AES key that make them the most comprehensive programmable logic device security solution available today. ProASIC3E devices with AES-based security allow for secure, remote field updates over public networks such as the Internet, and ensure that valuable IP remains out of the hands of system overbuilders, system cloners, and IP thieves. The contents of a programmed ProASIC3E device cannot be read back, although secure design verification is possible.

Security, built into the FPGA fabric, is an inherent component of the ProASIC3E family. The Flash cells are located beneath seven metal layers, and many device design and layout techniques have been used to make invasive attacks extremely difficult. ProASIC3E, with FlashLock and AES security, is unique in being highly resistant to both invasive and noninvasive attacks. Your valuable IP is protected and secure, making remote ISP possible. A ProASIC3E device provides the most impenetrable security for programmable logic designs.

Single Chip

Flash-based FPGAs store the configuration information in on-chip Flash cells. Once programmed, the configuration data is an inherent part of the FPGA structure and no external configuration data needs to be loaded at system power-up (unlike SRAM-based FPGAs). Therefore, Flash-based ProASIC3E FPGAs do not require system configuration components such as EEPROMs or microcontrollers to load the device configuration data. This reduces bill-of-materials costs and printed circuit board (PCB) area, and increases security and system reliability.

Live at Power-Up

The Actel Flash-based ProASIC3E devices support Level 0 of the live at power-up (LAPU) classification standard. This feature helps in system component initialization, execution of critical tasks before the processor wakes up, setup and configuration of memory blocks, clock generation, and bus activity management. The LAPU feature of Flash-based ProASIC3E devices greatly simplifies total system design and reduces total system cost, often eliminating the need for Complex Programmable Logic Devices (CPLDs) and clock generation PLLs that are used for this purpose in a system. In addition, glitches and brownouts in system power will not corrupt the ProASIC3E device's Flash configuration, and unlike SRAM-based FPGAs, the device will not have to be reloaded when system power is restored. This enables the reduction or complete removal of the configuration PROM, expensive voltage monitor, brownout detection, and clock generator devices from the PCB design. Flash-based ProASIC3E devices simplify total system design, and reduce cost and design risk, while increasing system reliability and improving system initialization time.

Refer to the "I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)" section on page 3-3.

Firm Errors

Firm errors occur most commonly when high-energy neutrons, generated in the upper atmosphere, strike a configuration cell of an SRAM FPGA. The energy of the collision can change the state of the configuration cell and thus change the logic, routing, or I/O behavior in an unpredictable way. These errors are impossible to prevent in SRAM FPGAs. The consequence of this type of error can be a complete system failure. Firm errors do not exist in the configuration memory of ProASIC3E Flash-based FPGAs. Once it is programmed, the Flash cell configuration element of ProASIC3E FPGAs cannot be altered by high-energy neutrons and is therefore immune to them. Recoverable (or soft) errors occur in the user data SRAM of all FPGA devices. These can easily be mitigated by using error detection and correction (EDAC) circuitry built into the FPGA fabric.

Low Power

Flash-based ProASIC3E devices exhibit power characteristics similar to an ASIC, making them an ideal choice for power-sensitive applications. ProASIC3E devices have only a very limited power-on current surge, and no high-current transition period, both of which occur on many FPGAs.

ProASIC3E devices also have low dynamic power consumption to further maximize power savings.

Advanced Flash Technology

The ProASIC3E family offers many benefits, including nonvolatility and reprogrammability through an advanced Flash-based, 130-nm LVCMOS process with seven layers of metal. Standard CMOS design techniques are used to implement logic and control functions. The combination of fine granularity, enhanced flexible routing resources, and abundant Flash switches allows for very high logic utilization without compromising device routability or performance. Logic functions within the device are interconnected through a four-level routing hierarchy.

Advanced Architecture

The proprietary ProASIC3E architecture provides granularity comparable to standard-cell ASICs. The ProASIC3E device consists of five distinct and programmable architectural features (Figure 1-1 on page 1-3):

- FPGA VersaTiles
- Dedicated FlashROM memory
- Dedicated SRAM/FIFO memory
- Extensive clock conditioning circuitry (CCC) and PLLs
- Pro I/O structure

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic function or as a D-flip-flop (with or without enable), or as a latch by programming the appropriate Flash switch interconnections. The versatility of the ProASIC3E core tile as either a three-input look-up-table (LUT) equivalent or as a D-flip-flop/latch with enable allows for efficient use of the FPGA fabric. The VersaTile capability is unique to the Actel ProASIC families of Flash-based FPGAs. VersaTiles are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

In addition, extensive on-chip programming circuitry allows for rapid, single-voltage (3.3 V) programming of the ProASIC3E devices via an IEEE 1532 JTAG interface.






Figure 1-1 • Device Architecture Overview

VersaTiles

The ProASIC3E core consists of VersaTiles, which have been enhanced from the ProASIC^{PLUS} core tiles. The ProASIC3E VersaTile supports the following:

- All three-input logic functions LUT-3 equivalent
- Latch with clear or set
- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set

Refer to Figure 1-2 for VersaTile configurations.

For more information about VersaTiles, refer to the "VersaTile" section on page 2-2.




Figure 1-2 • VersaTile Configurations

User Nonvolatile FlashROM

Actel ProASIC3E devices have 1 kbit of on-chip, useraccessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- Internet protocol addressing (wireless or fixed)
- System calibration settings
- Device serialization and/or inventory control
- Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- Version management

The FlashROM is written using the standard ProASIC3E IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and onchip AES decryption can be used selectively to securely load data over public networks, such as security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can ONLY be programmed from the JTAG interface, and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The Actel ProASIC3E development software solutions, Libero[®] Integrated Design Environment (IDE) and Designer v6.1 or later, have extensive support for the FlashROM memory. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. The second part allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Actel Libero IDE and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and **FIFO**

ProASIC3E devices have embedded SRAM blocks along the north and south sides of the device. Each variableaspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256x18, 512x9, 1kx4, 2kx2, or 4kx1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode), using the UJTAG macro. For more information, refer to the application note, UJTAG Applications in ProASIC3/E Devices.



In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost-Empty (AEMPTY) and Almost-Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for the generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and Clock Conditioning Circuitry (CCC)

ProASIC3E devices provide designers with very flexible clock conditioning capabilities. Each member of the ProASIC3E family contains six CCCs, each with an integrated PLL.

The six CCC blocks are located in the four corners and the centers of the east and west sides.

To maximize user I/Os, only the center east and west PLLs are available in devices using the PQ208 package. However, all six CCC blocks are still usable; the four corner CCCs allow simple clock delay operations as well as clock spine access (refer to the "Clock Conditioning Circuits" section on page 2-13 for more information).

The inputs of the six CCC blocks are accessible from the FPGA core or from one of several I/O inputs located near the CCC that have dedicated connections to the CCC block.

The CCC block has the following key features:

- Wide input frequency range (f_{IN_CCC}) = 1.5 MHz to 350 MHz
- Output frequency range (f_{OUT_CCC}) = 0.75 MHz to 350 MHz
- Clock delay adjustment via programmable and fixed delays from -7.56 ns to +11.12 ns
- Two programmable delay types; refer to Figure 2-16 on page 2-17, Table 2-4 on page 2-18, and the "Features Supported on Every I/O" section on page 2-31 for more information.
- Clock skew minimization
- Clock frequency synthesis

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°. Output phase shift depends on the output divider configuration.
- Output duty cycle = 50% ± 1.5% or better
- Low output jitter: worst case < 2.5% × clock period peak-to-peak period jitter when single global network used
- Maximum acquisition time = 150 µs
- Low power consumption of 5 mW

- Exceptional tolerance to input period jitter allowable input jitter is up to 1.5 ns
- Four precise phases; maximum misalignment between adjacent phases of 40 ps × (350 MHz / f_{OUT_CCC})

Global Clocking

ProASIC3E devices have extensive support for multiple clocking domains. In addition to the CCC and PLL support described above, there is a comprehensive global clock distribution network.

Each VersaTile input and output port has access to nine VersaNets: six chip (main) and three quadrant global networks (Figure 2-9 on page 2-9). The VersaNets can be driven by the CCC or directly accessed from the core via multiplexers (MUXes). The VersaNets can be used to distribute low-skew clock signals or for rapid distribution of high-fanout nets.

Pro I/Os with Advanced I/O Standards

The ProASIC3E family of FPGAs features a flexible I/O structure, supporting a range of voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V). ProASIC3E FPGAs support 19 different I/O standards, including single-ended, differential, and voltage-referenced. For more information, see Table 2-23 on page 2-49.

The I/Os are organized into banks, with eight banks per device (two per side). The configuration of these banks determines the I/O standards supported (see Table 2-14 on page 2-30 for more information). Each I/O bank is subdivided into V_{REF} minibanks, which are used by voltage-referenced I/Os. V_{REF} minibanks contain 8 to 18 I/Os. All the I/Os in a given minibank share a common V_{REF} line. Therefore, if any I/O in a given V_{REF} minibank is configured as a V_{REF} pin, the remaining I/Os in that minibank will be able to use that reference voltage.

Each I/O module contains several input, output, and enable registers (Figure 2-23 on page 2-33). These registers allow the implementation of the following:

- Single-Data-Rate applications (e.g., PCI 66 MHz, bidirectional SSTL 2 and 3, Class I and II)
- Double-Data-Rate applications (e.g., DDR LVDS, BLVDS, and M-LVDS I/O for point-to-point communications and DDR 200 MHz SRAM using bidirectional HSTL Class II – "DDR Module Specifications" section on page 3-56)

ProASIC3E banks support M-LVDS with 20 multi-drop points.

Related Documents

Application Notes

ProASIC3/E I/O Usage Guide http://www.actel.com/documents/PA3_E_IO_AN.pdf In-System Programming (ISP) in ProASIC3/E Using FlashPro3 http://www.actel.com/documents/PA3_E_ISP_AN.pdf ProASIC3/E FlashROM http://www.actel.com/documents/PA3_E_FROM_AN.pdf ProASIC3/E Security http://www.actel.com/documents/PA3_E_Security_AN.pdf ProASIC3/E SRAM/FIFO Blocks http://www.actel.com/documents/PA3_E_SRAMFIFO_AN.pdf Programming a ProASIC3/E Using a Microprocessor http://www.actel.com/documents/PA3_E_Microprocessor_AN.pdf UJTAG Applications in ProASIC3/E Devices http://www.actel.com/documents/PA3_E_UJTAG_AN.pdf Using DDR for ProASIC3/E Devices http://www.actel.com/documents/PA3_E_DDR_AN.pdf Using Global Resources in Actel ProASIC3/E Devices http://www.actel.com/documents/PA3_E_Global_AN.pdf Power-Up/Down Behavior of ProASIC3/E Devices http://www.actel.com/documents/ProASIC3_E_PowerUp_AN.pdf

For additional ProASIC3E application notes, go to http://www.actel.com/techdocs/appnotes/products.aspx.

User's Guides

SmartGen Cores Reference Guide http://www.actel.com/documents/genguide_ug.pdf Designer User's Guide http://www.actel.com/documents/designer_ug.pdf Fusion and ProASIC3/E Macro Library Guide http://www.actel.com/documents/pa3_libguide_ug.pdf



Device Architecture

Introduction

Flash Technology

Advanced Flash Switch

Unlike SRAM FPGAs, the ProASIC3E family uses a live at power-up ISP Flash switch as its programming element. Flash cells are distributed throughout the device to provide nonvolatile, reconfigurable programming to connect signal lines to the appropriate VersaTile inputs and outputs. In the Flash switch, two transistors share the floating gate, which stores the programming information (Figure 2-1). One is the sensing transistor, which is only used for writing and verification of the floating gate voltage. The other is the switching transistor. The latter is used to connect or separate routing nets, or to configure VersaTile logic. It is also used to erase the floating gate. Dedicated high-performance lines are connected as required using the Flash switch for fast, low-skew, global signal distribution throughout the device core. Maximum core utilization is possible for virtually any design. The use of the Flash switch technology also removes the possibility of firm errors, which are increasingly common in SRAM-based FPGAs.




Figure 2-1 • ProASIC3E Flash-Based Switch

Device Overview

The ProASIC3E device family consists of five distinct programmable architectural features (Figure 2-2):

- FPGA fabric/core (VersaTiles)
- Routing and clock resources (VersaNets)
- FlashROM memory
- Dedicated SRAM/FIFO memory
- Pro I/O structure

Core Architecture

VersaTile

The proprietary ProASIC3E family architecture provides granularity comparable to gate arrays. The ProASIC3E device core consists of a sea-of-VersaTiles architecture.

As illustrated in Figure 2-3 on page 2-3, there are four inputs in a logic VersaTile cell, and each VersaTile can be configured using the appropriate Flash switch connections:

- Any three-input logic function
- Latch with clear or set

- D-flip-flop with clear or set
- Enable D-flip-flop with clear or set (on a fourth input)

VersaTiles can flexibly map the logic and sequential gates of a design. The inputs of the VersaTile can be inverted (allowing bubble pushing), and the output of the tile can connect to high-speed, very-long-line routing resources. VersaTiles and larger functions can be connected with any of the four levels of routing hierarchy.

When the VersaTile is used as an enable D-flip-flop, SET/ CLR is supported by a fourth input. The SET/CLR signal can only be routed to this fourth input over the VersaNet (global) network. However, if in the user's design the SET/CLR signal is not routed over the VersaNet network, a compile warning message will be given and the intended logic function will be implemented by two VersaTiles instead of one.

The output of the VersaTile is F2 (Figure 2-3 on page 2-3) when the connection is to the ultra-fast local lines, or YL when the connection is to the efficient long-line or very-long-line resources.





Figure 2-2 • Device Architecture Overview





Note: *This input can only be connected to the global clock distribution network. Figure 2-3 • **ProASIC3E Core VersaTile**


Array Coordinates

During many place-and-route operations in the Actel Designer software tool, it is possible to set constraints that require array coordinates. Table 2-1 provides array coordinates of core cells and memory blocks. The array coordinates are measured from the lower left (0, 0). They can be used in region constraints for specific logic groups/blocks, designated by a wildcard, and can contain core cells, memories, and I/Os.

I/O and cell coordinates are used for placement constraints. Two coordinate systems are needed because there is not a one-to-one correspondence between I/O cells and core cells. In addition, the I/O coordinate system changes depending on the die/package combination. It is not listed in Table 2-1. The Designer ChipPlanner tool provides array coordinates of all I/O locations. I/O and cell coordinates are used for placement constraints. However, I/O placement is easier by package pin assignment.

Figure 2-4 illustrates the array coordinates of an A3PE600 device. For more information on how to use array coordinates for region/placement constraints, see the *Designer User's Guide* or online help (available in the software) for ProASIC3E software tools.

		Versa	aTiles		Men	All				
	м	in.	Max.		Bottom	Тор	Min.	Max.		
Device	x	У	x	У	(x, y)	(x, y)	(x, y)	(x, y)		
A3PE600	3	4	194	75	(3, 2)	(3, 76)	(0, 0)	(197, 79)		
A3PE1500	3	4	322	123	(3, 2)	(3, 124)	(0, 0)	(325, 127)		
A3PE3000	3	6	450	173	(3, 2) or (3, 4)	(3, 174) or (3, 176)	(0, 0)	(453, 179)		



Note: The vertical I/O tile coordinates are not shown. West side coordinates are {(0, 2) to (2, 2)} to {(0, 77) to (2, 77)}; east side coordinates are {(195, 2) to (197, 2)} to {(195, 77) to (197, 77)}.

Figure 2-4 • Array Coordinates for A3PE600



Routing Architecture


Routing Resources

The routing structure of ProASIC3E devices is designed to provide high performance through a flexible four-level hierarchy of routing resources: ultra-fast local resources, efficient long-line resources, high-speed, very-long-line resources, and the high-performance VersaNet networks.

The ultra-fast local resources are dedicated lines that allow the output of each VersaTile to connect directly to every input of the eight surrounding VersaTiles (Figure 2-5). The exception to this is that the SET/CLR input of a VersaTile configured as a D-flip-flop is driven only by the VersaTile global network.

The efficient, long-line resources provide routing for longer distances and higher fanout connections. These resources vary in length (spanning one, two, or four VersaTiles), run both vertically and horizontally, and cover the entire ProASIC3E device (Figure 2-6 on page 2-6). Each VersaTile can drive signals onto the efficient long-line resources, which can access every input of every VersaTile. Active buffers are inserted automatically by routing software to limit the loading effects. The high-speed, very-long-line resources, which span the entire device with minimal delay, are used to route very long or high-fanout nets: length +/-12 VersaTiles in the vertical direction and length +/-16 in the horizontal direction from a given core VersaTile (Figure 2-7 on page 2-7). Very long lines in ProASIC3E devices have been enhanced over those in previous ProASIC families. This provides a significant performance boost for long-reach signals.

The high-performance VersaNet global networks are low-skew, high-fanout nets that are accessible from external pins or from internal logic (Figure 2-8 on page 2-8). These nets are typically used to distribute clocks, resets, and other high-fanout nets requiring minimum skew. The VersaNet networks are implemented as clock trees, and signals can be introduced at any junction. These can be employed hierarchically, with signals accessing every input on all VersaTiles.






Figure 2-5 • Ultra-Fast Local Lines Connected to the Eight Nearest Neighbors




Figure 2-6 • Efficient Long-Line Resources






Figure 2-7 • Very-Long-Line Resources

Clock Resources (VersaNets)

ProASIC3E devices offer powerful and flexible control of circuit timing through the use of analog circuitry. Each chip has six CCCs containing a phase-locked loop (PLL) core, delay lines, a phase shifter (0°, 90°, 180°, 270°), clock multipliers/dividers, and all the circuitry needed for the selection and interconnection of inputs to the VersaNet global network. The east and west CCCs each have access to three VersaNet global lines on each side of the chip (six total lines). The CCCs at the four corners each have access to three quadrant global lines in each quadrant of the chip.

Advantages of the VersaNet Approach

One of the architectural benefits of ProASIC3E is the set of powerful and low-delay VersaNet global networks. ProASIC3E offers six chip (main) global networks that are distributed from the center of the FPGA array (Figure 2-8). In addition, ProASIC3E devices have three regional globals in each of the four chip quadrants. Each core VersaTile has access to nine global network resources: three guadrant and six chip (main) global networks, and a total of 18 globals on the device. Each of these networks contains spines and ribs that reach all the VersaTiles in the guadrants (Figure 2-9 on page 2-9). This flexible VersaNet global network architecture allows users to map up to 252 different internal/external clocks in a ProASIC3E device. Details on the VersaNet networks are given in Table 2-2 on page 2-9. The flexible use of the ProASIC3E VersaNet global network allows the designer to address several design requirements. User applications that are clock-resourceintensive can easily route external or gated internal clocks using VersaNet global routing networks. Designers can also drastically reduce delay penalties and minimize resource usage by mapping critical, high-fanout nets to the VersaNet global network.




Figure 2-8 • Overview of ProASIC3E VersaNet Global Network






Figure 2-9 • Global Network Architecture

Table 2-2 • ProASIC3E Globals/Spines/Rows by Device

	A3PE600	A3PE1500	A3PE3000
Global Clock Networks (Trees)*	9	9	9
Clock Spines/Trees	12	20	28
Total Spines	108	180	252
VersaTiles in Each Top or Bottom Spine	1,120	1,888	2,656
Total VersaTiles	13,824	38,400	75,264
Rows in Each Top or Bottom Spine	36	60	84

Note: *There are six chip (main) globals and three globals per quadrant.

VersaNet Global Networks and Spine Access

The ProASIC3E architecture contains a total of 18 segmented global networks that can access the VersaTiles, SRAM memory, and I/O tiles of the ProASIC3E device. There are nine global network resources in each device quadrant: three quadrant globals and six chip (main) global networks. Each device has a total of 18 globals. These VersaNet global networks offer fast, low-skew routing resources for high-fanout nets, including clock signals. In addition, these highly segmented global networks offer users the flexibility to create low-skew local networks using spines for up to 252 internal/ external clocks (in an A3PE3000 device) or other high-fanout nets in ProASIC3E devices. Optimal usage of these low-skew networks can result in significant improvement in design performance on ProASIC3E devices.

The nine spines available in a vertical column reside in global networks with two separate regions of scope: the quadrant global network, which has three spines, and the chip (main) global network, which has six spines. Note that there are three quadrant spines in each quadrant of the device. There are four quadrant global network regions per device (Figure 2-9 on page 2-9).

The spines are the vertical branches of the global network tree, shown in Figure 2-10 on page 2-11. Each spine in a vertical column of a chip (main) global network is further divided into two equal-length spine segments: one in the top and one in the bottom half of the die. Each spine and its associated ribs cover a certain area of the ProASIC3E device (the "scope" of the spine; see Figure 2-8 on page 2-8). Each spine is accessed by the dedicated global network MUX tree architecture, which defines how a particular spine is driven—either by the signal on the global network from a CCC, for example, or by another net defined by the user (Figure 2-11 on page 2-12). Quadrant spines can be driven from user I/Os on the north and south sides of the die. The ability to drive spines in the quadrant global networks can have a significant effect on system performance for high-fanout inputs to a design.

Details of the chip (main) global network spine-selection MUX are presented in Figure 2-11 on page 2-12. The spine drivers for each spine are located in the middle of the die.

Quadrant spines are driven from a north or south rib. Access to the top and bottom ribs is from the corner CCC or from the I/Os on the north and south sides of the device.

For details on using spines in ProASIC3E devices, see the Actel application note Using Global Resources in Actel ProASIC3/E Devices.






Figure 2-10 • Spines in a Global Clock Tree Network

Clock Aggregation

Clock aggregation allows for multi-spine clock domains. A MUX tree provides the necessary flexibility to allow long lines or I/Os to access domains of one, two, or four global spines. Signal access to the clock aggregation system is achieved through long-line resources in the central rib, and also through local resources in the north and south ribs, allowing I/Os to feed directly into the clock system. As Figure 2-12 indicates, this access system is contiguous. There is no break in the middle of the chip for the north and south I/O VersaNet access. This is different from the quadrant clocks located in these ribs, which only reach the middle of the rib. Refer to the Using Global Resources in Actel ProASIC3/E Devices application note.




Figure 2-11 • Spine Selection MUX of Global Tree




Figure 2-12 • Clock Aggregation Tree Architecture

Clock Conditioning Circuits

Overview of Clock Conditioning Circuitry

In ProASIC3E devices, the CCCs are used to implement frequency division, frequency multiplication, phase shifting, and delay operations.

The CCCs are available in six chip locations—each of the four chip corners and the middle of the east and west chip sides.

Each CCC can implement up to three independent global buffers (with or without programmable delay), or a PLL function (programmable frequency division/multiplication, phase shift, and delays) with up to three global outputs. Unused global outputs of a PLL can be used to implement independent global buffers, up to a maximum of three global outputs for a given CCC.

A global buffer can be placed in any of the three global locations (CLKA-GLA, CLKB-GLB, or CLKC-GLC) of a given CCC.

A PLL macro uses the CLKA CCC input to drive its reference clock. It uses the GLA and optionally the GLB and GLC global outputs to drive the global networks. A PLL macro can also drive the YB and YC regular core outputs. The GLB (or GLC) global output cannot be reused if the YB (or YC) output is used (Figure 2-13 on page 2-14). Refer to the "PLL Macro" section on page 2-15 for more information.

Each global buffer, as well as the PLL reference clock, can be driven from one of the following:

- Three dedicated single-ended I/Os using a hardwired connection
- Two dedicated differential I/Os using a hardwired connection
- The FPGA core

The CCC block is fully configurable, either via Flash configuration bits set in the programming bitstream or through an asynchronous interface. This asynchronous interface is dynamically accessible from inside the ProASIC3E device to permit parameter changes (such as divide ratios) during device operation. To increase the versatility and flexibility of the clock conditioning system, the CCC configuration is determined either by the user during the design process, with configuration data being stored in Flash memory as part of the device programming procedure, or by writing data into a dedicated shift register during normal device operation. This latter mode allows the user to dynamically reconfigure the CCC without the need for core programming. The shift register is accessed through a simple serial interface. Refer to the UJTAG Applications in ProASIC3/E Devices application note and the "CCC Electrical Specifications" section on page 2-18 for more information.

Global Buffers with No Programmable Delays

The CLKBUF and CLKBUF_LVPECL/LVDS/BLVDS/M-LVDS macros are composite macros that include an I/O macro driving a global buffer, which uses a hardwired connection.

The CLKBUF, CLKBUF_LVPECL/LVDS/BLVDS/M-LVDS, and CLKINT macros are pass-through clock sources and do not use the PLL or provide any programmable delay functionality.

The CLKINT macro provides a global buffer function driven by the FPGA core.

Many specific CLKBUF macros support the wide variety of single-ended and differential I/O standards supported by ProASIC3E devices. The available CLKBUF macros are described in the *Fusion and ProASIC3/E Macro Library Guide*.

Global Buffer with Programmable Delay

The CLKDLY macro is a pass-through clock source that does not use the PLL, but provides the ability to delay the clock input using a programmable delay. The CLKDLY macro takes the selected clock input and adds a userdefined delay element. This macro generates an output clock phase shift from the input clock.


The CLKDLY macro can be driven by an INBUF* macro to create a composite macro, where the I/O macro drives the global buffer (with programmable delay) using a hardwired connection. In this case, the I/O must be placed in one of the dedicated global I/O locations.

Many specific INBUF macros support the wide variety of single-ended and differential I/O standards supported by the ProASIC3E family. The available INBUF macros are described in the *Fusion and ProASIC3/E Macro Library Guide*.

The CLKDLY macro can be driven directly from the FPGA core.

The CLKDLY macro can also be driven from an I/O that is routed through the FPGA regular routing fabric. In this case, users must instantiate a special macro, PLLINT, to differentiate from the hardwired I/O connection described earlier.

The visual CLKDLY configuration in the SmartGen part of the Libero IDE and Designer tools allows the user to select the desired amount of delay and configures the delay elements appropriately. SmartGen also allows the user to select the input clock source. SmartGen will automatically instantiate the special macro, PLLINT, when needed.



Notes:

- 1. Visit the Actel website for future application notes concerning dynamic PLL reconfiguration. Refer to the "PLL Macro" section on page 2-15 for signal descriptions.
- 2. Refer to the Fusion and ProASIC3/E Macro Library Guide for more information.
- 3. Many standard-specific INBUF macros (for example, INBUF_LVDS) support the wide variety of single-ended and differential I/O standards supported by the ProASIC3E family. The available INBUF macros are described in the Fusion and ProASIC3/E Macro Library Guide.

Figure 2-13 • ProASIC3E CCC Options



PLL Macro

The PLL functionality of the clock conditioning block is supported by the PLL macro. Note that the PLL macro reference clock uses the CLKA input of the CCC block, which is only accessible from the global A[0:2] package pins. Refer to Figure 2-14 on page 2-16 for more information.

The PLL macro provides five derived clocks (three independent) from a single reference clock. The PLL macro also provides power-down input and lock output signals. See Figure 2-16 on page 2-17 for more information.

Inputs:

- CLKA: selected clock input
- POWERDOWN (active low): disables PLLs. The default state is Powerdown On (active low).

Outputs:

- LOCK: indicates that PLL output has locked on the input reference signal
- GLA, GLB, GLC: outputs to respective global networks
- YB, YC: allows output from the CCC to be routed back to the FPGA core

As previously described, the PLL allows up to five flexible and independently configurable clock outputs. Figure 2-18 on page 2-19 illustrates the various clock output options and delay elements. As illustrated, the PLL supports three distinct output frequencies from a given input clock. Two of these (GLB and GLC) can be routed to the B and C global network access, respectively, and/or routed to the device core (YB and YC).

There are five delay elements to support phase control on all five outputs (GLA, GLB, GLC, YB, and YC).


There is also a delay element in the feedback loop that can be used to advance the clock relative to the reference clock.

The PLL macro reference clock can be driven by an INBUF* macro to create a composite macro, where the I/O macro drives the global buffer (with programmable delay) using a hardwired connection. In this case, the I/O must be placed in one of the dedicated global I/O locations.

The PLL macro reference clock can be driven directly from the FPGA core.

The PLL macro reference clock can also be driven from an I/O that is routed through the FPGA regular routing fabric. In this case, users must instantiate a special macro, PLLINT, to differentiate from the hardwired I/O connection described earlier.

The visual PLL configuration in SmartGen, part of the Libero IDE and Designer tools, will derive the necessary internal divider ratios based on the input frequency and desired output frequencies selected by the user. SmartGen also allows the user to select the various delays and phase shift values necessary to adjust the phases between the reference clock (CLKA) and the derived clocks (GLA, GLB, GLC, YB, and YC). SmartGen also allows the user to select the input clock source. SmartGen automatically instantiates the special macro, PLLINT, when needed.



GAA[0:2]: GA represents global in the northwest corner of the device. A[0:2]: designates specific A clock source.

Notes:

- 1. Represents the global input pins. Globals have direct access to the clock conditioning block and are not routed via the FPGA fabric. Refer to the "User I/O Naming Convention" section on page 2-50 for more information.
- Instantiate the routed clock source input as follows:

 a) Connect the output of a logic element to the clock input of a PLL, CLKDLY, or CLKINT macro.
 b) Do not place a clock source I/O (INBUF or INBUF_LVPECL/LVDS/BLVDS/M-LVDS/DDR) in a relevant global pin location.

Figure 2-14 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT




Figure 2-15 • CLKBUF and CLKINT



Table 2-3 Available I/O Standards within CLKBUF and CLKBUF_LVDS/LVPECL Macros

CLKBUF Macros
CLKBUF_LVCMOS5
CLKBUF_LVCMOS33 ¹
CLKBUF_LVCMOS25
CLKBUF_LVCMOS18
CLKBUF_LVCMOS15
CLKBUF_PCI
CLKBUF_PCIX
CLKBUF_GTL25
CLKBUF_GTL33
CLKBUF_GTLP25
CLKBUF_GTLP33
CLKBUF_HSTL_I
CLKBUF_HSTL_II
CLKBUF_SSTL3_I
CLKBUF_SSTL3_II
CLKBUF_SSTL2_I
CLKBUF_SSTL2_II
CLKBUF_LVDS ²
CLKBUF_LVPECL

Notes:


- 1. By default, the CLKBUF macro uses the 3.3 V LVTTL I/O technology. For more details, refer to the Fusion and ProASIC3/E Macro Library Guide.
- 2. BLVDS and M-LVDS standards are supported by CLKBUF_LVDS.

→ →	CLKA POWERDOWN	GLA GLB YB GLC YC LOCK	* * * * * *
	OADIV[4:0]* OAMUX[2:0]* DLYGLA[4:0]* OBDIV[4:0]* OBMUX[2:0]* DLYYB[4:0]* OCDIV[4:0]* OCDIV[4:0]* DLYYC[4:0]* DLYGLC[4:0]* FINDIV[6:0]* FBDLY[4:0]* FBDLY[4:0]* FBSEL[1:0]* XDLYSEL* VCOSEL[2:0]*		

Note: *Visit the Actel website for future application notes concerning the dynamic PLL.

Figure 2-16 • CCC/PLL Macro





Note: The CLKDLY macro uses programmable delay element type 2. Figure 2-17 • CLKDLY

CCC Electrical Specifications

Timing Characteristics

Table 2-4 ProASIC3E CCC/PLL Specification

Parameter	Min.	Тур.	Max.	Unit
Clock Conditioning Circuitry Input Frequency f _{IN_CCC}	1.5		350	MHz
Clock Conditioning Circuitry Output Frequency f _{OUT_CCC}	0.75		350	MHz
Delay Increments in Programmable Delay Blocks ^{1, 2}		200		ps
Number of Programmable Values in Each Programmable Delay Block			32	
Input Period Jitter			1.5	ns
CCC Output Peak-to-Peak Period Jitter F _{CCC_OUT}	Max Pe			
	1 Global Network Used		3 Global Networks Used	
0.75 MHz to 24 MHz	0.50		0.70	%
24 MHz to 100 MHz	1.00		1.20	%
100 MHz to 250 MHz	1.75		2.00	%
250 MHz to 350 MHz	2.50		5.60	%
Acquisition Time			150	μs
Output Duty Cycle	48.5		51.5	%
Delay Range in Block: Programmable Delay 1 ^{1, 2}	0.6		5.56	ns
Delay Range in Block: Programmable Delay 2 ^{1, 2}	0.025		5.56	ns
Delay Range in Block: Fixed Delay ^{1, 2}		2.2		ns

Notes:

1. This delay is a function of voltage and temperature. See Table 3-6 on page 3-4 for deratings.

2. $T_J = 25^{\circ}C, V_{CC} = 1.5 V$




CCC Physical Implementation

The CCC is composed of the following (Figure 2-18):

- PLL core
- Three phase selectors
- Six programmable delays and one fixed delay that advance/delay phase
- Five programmable frequency dividers that provide frequency multiplication/division (not shown in Figure 2-18, because they are automatically configured based on the user's required frequencies)
- One dynamic shift register that provides CCC dynamic reconfiguration capability

CCC Programming

The CCC block is fully configurable, either via static Flash configuration bits in the array, set by the user in the programming bitstream, or through an asynchronous dedicated shift register dynamically accessible from inside the ProASIC3E device. The dedicated shift register permits parameter changes such as PLL divide ratios and delays during device operation. This latter mode allows the user to dynamically reconfigure the PLL without the need for core programming. The register file is accessed through a simple serial interface. Refer to the *UJTAG Applications in ProASIC3/E Devices* application note for more information.



Notes:

- 1. Refer to the "Clock Conditioning Circuits" section on page 2-13 and Table 2-4 on page 2-18 for signal descriptions.
- 2. Clock divider and clock multiplier blocks are not shown in this figure or in SmartGen. They are automatically configured based on the user's required frequencies.

Figure 2-18 • PLL Block

Nonvolatile Memory (NVM)

Overview of User Nonvolatile FlashROM

ProASIC3E devices have 1 kbit of on-chip nonvolatile Flash memory that can be read from the FPGA core fabric. The FlashROM is arranged in 8 banks of 128 bits during programming. The 128 bits in each bank are addressable as 16 bytes during the read back of the FlashROM from the FPGA core (Figure 2-19).

The FlashROM can only be programmed via the IEEE1532 JTAG port. It cannot be programmed directly from the FPGA core. When programming, each of the 8 128-bit banks can be selectively reprogrammed. The FlashROM can only be reprogrammed on a bank boundary. Programming involves an automatic, on-chip bank erase prior to reprogramming the bank. The FlashROM supports synchronous read. The address is latched on the rising edge of the clock and the new output data is stable after the falling edge of the same clock cycle. Please refer to Figure 3-51 on page 3-76 for the timing diagram. The FlashROM can be read on byte boundaries. The upper 3 bits of the FlashROM address from the FPGA core define the bank that is being accessed. The lower 4 bits of the FlashROM address from the FPGA core define which of the 16 bytes in the bank is being accessed.

		Byte Number in Bank					4 LSB of ADDR (READ)										
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
of	7																
	6																
AD)	5																
er (RE	4																
d m R	3																
AD NU	2																
Bank Number 3 MSB ADDR (READ)	1																
8	0																

Figure 2-19 • FlashROM Architecture

SRAM and FIFO

ProASIC3E devices have embedded SRAM blocks along the north and south sides of the device. To meet the needs of high-performance designs, the memory blocks operate strictly in synchronous mode for both read and write operations. The read and write clocks are completely independent, and each may operate at any desired frequency less than or equal to 350 MHz.

- 4kx1, 2kx2, 1kx4, 512x9 (dual-port RAM—two read, two write or one read, one write)
- 512x9, 256x18 (two-port RAM—one read and one write)
- Sync write, sync pipelined / nonpipelined read

The ProASIC3E memory block includes dedicated FIFO control logic to generate internal addresses and external flag logic (FULL, EMPTY, AFULL, AEMPTY). Block diagrams of the memory modules are illustrated in Figure 2-20 on page 2-22.

During RAM operation, addresses are sourced by the user logic and the FIFO controller is ignored. In FIFO mode, the internal addresses are generated by the FIFO controller and routed to the RAM array by internal MUXes. Refer to Figure 2-21 on page 2-23 for more information about the implementation of the embedded FIFO controller. The ProASIC3E architecture enables the read and write sizes of RAMs to be organized independently, allowing for bus conversion. For example, the write side size can be set to 256x18 and the read size to 512x9.

Both the write width and read width for the RAM blocks can be specified independently with the WW (write width) and RW (read width) pins. The different DxW configurations are: 256x18, 512x9, 1kx4, 2kx2, and 4kx1.

Refer to the allowable RW and WW values supported for each of the RAM macro types in Table 2-5 on page 2-24.

When widths of one, two, or four are selected, the ninth bit is unused. For example, when writing nine-bit values and reading four-bit values, only the first four bits and the second four bits of each nine-bit value are addressable for read operations. The ninth bit is not accessible.

Conversely, when writing four-bit values and reading nine-bit values, the ninth bit of a read operation will be undefined. The RAM blocks employ little-endian byte order for read and write operations.




Figure 2-20 • Supported Basic RAM Macros






Figure 2-21 • ProASIC3E RAM Block with Embedded FIFO Controller

Signal Descriptions for RAM4K9

The following signals are used to configure the RAM4K9 memory element:

WIDTHA and WIDTHB

These signals enable the RAM to be configured in one of four allowable aspect ratios (Table 2-5).

Table 2-5 • Allowable Aspect Ratio Settings for WIDTHA[1:0]

WIDTHA[1:0]	WIDTHB[1:0]	DxW
00	00	4kx1
01	01	2kx2
10	10	1kx4
11	11	512x9

Note: The aspect ratio settings are constant and cannot be changed on-the-fly.

BLKA and BLKB

These signals are active low and will enable the respective ports when asserted. When a BLKx signal is deasserted, that port's outputs hold the previous value.

WENA and WENB

These signals switch the RAM between read and write modes for the respective ports. A low on these signals indicates a write operation, and a high indicates a read.

CLKA and CLKB

These are the clock signals for the synchronous read and write operations. These can be driven independently or with the same driver.

PIPEA and PIPEB

These signals are used to specify pipelined read on the output. A low on PIPEA or PIPEB indicates a nonpipelined read, and the data appears on the corresponding output in the same clock cycle. A high indicates a pipelined read, and data appears on the corresponding output in the next clock cycle.

WMODEA and WMODEB

These signals are used to configure the behavior of the output when RAM is in the write mode. A low on these signals makes the output retain data from the previous read. A high indicates pass-through behavior, wherein the data being written will appear immediately on the output. This signal is overridden when the RAM is being read.

RESET

This active low signal resets the control logic and forces the output hold state registers to zero when asserted. It does not reset the contents of the memory array. While the RESET signal is active, read and write operations are disabled. As with any asynchronous reset signal, care must be taken not to assert it too close to the edges of active read and write clocks. Refer to the tables beginning with Table 3-94 on page 3-71 for the specifications.

ADDRA and ADDRB

These are used as read or write addresses, and they are 12 bits wide. When a depth of less than 4 k is specified, the unused high-order bits must be grounded (Table 2-6).

Table 2-6 • Address Pins Unused/Used for Various Supported Bus Widths

	ADDRx				
DxW	Unused	Used			
4kx1	None	[11:0]			
2kx2	[11]	[10:0]			
1kx4	[11:10]	[9:0]			
512x9	[11:9]	[8:0]			

Note: The "x" in ADDRx implies A or B.

DINA and DINB

These are the input data signals, and they are nine bits wide. Not all nine bits are valid in all configurations. When a data width less than nine is specified, unused high-order signals must be grounded (Table 2-7).

DOUTA and DOUTB

These are the nine-bit output data signals. Not all nine bits are valid in all configurations. As with DINA and DINB, high-order bits may not be used (Table 2-7). The output data on unused pins is undefined.

 Table 2-7
 Unused/Used Input and Output Data Pins for Various Supported Bus Widths

	DINx/DOUTx					
DxW	Unused	Used				
4kx1	[8:1]	[0]				
2kx2	[8:2]	[1:0]				
1kx4	[8:4]	[3:0]				
512x9	None	[8:0]				

Note: The "x" in DINx or DOUTx implies A or B.

Signal Descriptions for RAM512X18

RAM512X18 has slightly different behavior than the RAM4K9, as it has dedicated read and write ports.

WW and RW

These signals enable the RAM to be configured in one of the two allowable aspect ratios (Table 2-8).

WW[1:0]	RW[1:0]	DxW
01	01	512x9
10	10	256x18
00, 11	00, 11	Reserved

Table 2-8 • Aspect Ratio Settings for WW[1:0]

WD and RD

These are the input and output data signals, and they are 18 bits wide. When a 512x9 aspect ratio is used for write, WD[17:9] are unused and must be grounded. If this aspect ratio is used for read, RD[17:9] are undefined.

WADDR and RADDR

These are read and write addresses, and they are nine bits wide. When the 256x18 aspect ratio is used for write or read, WADDR[8] or RADDR[8] are unused and must be grounded.

WCLK and RCLK

These signals are the write and read clocks, respectively. They can be clocked on the rising edge or falling edge of WCLK and RCLK.

WEN and REN

These signals are the write and read enables, respectively. They are both active low by default. These signals can be configured as active high.

RESET

This active low signal resets the control logic and forces the output hold state registers to zero when asserted. It does not reset the contents of the memory array.

While the RESET signal is active, read and write operations are disabled. As with any asynchronous reset signal, care must be taken not to assert it too close to the edges of active read and write clocks. Refer to the tables beginning with Table 3-95 on page 3-71 for the specifications.

PIPE

This signal is used to specify pipelined read on the output. A low on PIPE indicates a nonpipelined read, and the data appears on the output in the same clock cycle. A high indicates a pipelined read, and data appears on the output in the next clock cycle.

Clocking

The dual-port SRAM blocks are only clocked on the rising edge. SmartGen allows falling-edge triggered clocks by

adding inverters to the netlist, hence achieving dual-port SRAM blocks that are clocked on either edge (rising or falling). For dual-port SRAM, each port can be clocked on either edge and/or by separate clocks by port.

ProASIC3E devices support inversion (bubble pushing) throughout the FPGA architecture, including the clock input to the SRAM modules. Inversions added to the SRAM clock pin on the design schematic or in the HDL code will be automatically accounted for during design compile without incurring additional delay in the clock path.

The two-port SRAM can be clocked on the rising edge or falling edge of the WCLK and RCLK.

If negative-edge RAM and FIFO clocking is selected for memory macros, clock edge inversion management (bubble pushing) is automatically used within the ProASIC3E development tools, without performance penalty.

Modes of Operation

There are two read modes and one write mode:

- Read Nonpipelined (synchronous—one clock edge): In the standard read mode, new data is driven onto the RD bus in the same clock cycle following RA and REN valid. The read address is registered on the read port clock active edge and data appears at RD after the RAM access time. Setting PIPE to OFF enables this mode.
- Read Pipelined (synchronous—two clock edges): The pipelined mode incurs an additional clock delay from the address to the data but enables operation at a much higher frequency. The read address is registered on the read port active clock edge, and the read data is registered and appears at RD after the second read clock edge. Setting the PIPE to ON enables this mode.
- Write (synchronous—one clock edge): On the write clock active edge, the write data is written into the SRAM at the write address when WEN is high. The setup times of the write address, write enables, and write data are minimal with respect to the write clock. Write and read transfers are described with timing requirements in the "DDR Module Specifications" section on page 3-56.

RAM Initialization

Each SRAM block can be individually initialized on powerup by means of the JTAG port using the UJTAG mechanism (refer to the "JTAG 1532" section on page 2-54 and the *ProASIC3/E SRAM/FIFO Blocks* application note). The shift register for a target block can be selected and loaded with the proper bit configuration to enable serial loading. The 4,608 bits of data can be loaded in a single operation.

Signal Descriptions for FIFO4K18

The following signals are used to configure the FIFO4K18 memory element:

WW and RW

These signals enable the FIFO to be configured in one of the five allowable aspect ratios (Table 2-9).

Table 2-9 •	Aspect Ratio Settings	for WW[2:0]
	/ opece had beenings	

WW[2:0]	RW[2:0]	DxW
000	000	4kx1
001	001	2kx2
010	010	1kx4
011	011	512x9
100	100	256x18
101, 110, 111	101, 110, 111	Reserved

WBLK and RBLK

These signals are active low and will enable the respective ports when low. When the RBLK signal is high, that port's outputs hold the previous value.

WEN and REN

Read and write enables. WEN is active low and REN is active high by default. These signals can be configured as active high or low.

WCLK and RCLK

These are the clock signals for the synchronous read and write operations. These can be driven independently or with the same driver.

RPIPE

This signal is used to specify pipelined read on the output. A low on RPIPE indicates a nonpipelined read, and the data appears on the output in the same clock cycle. A high indicates a pipelined read, and data appears on the output in the next clock cycle.

RESET

This active low signal resets the control logic and forces the output hold state registers to zero when asserted. It does not reset the contents of the memory array (Table 2-10).

While the RESET signal is active, read and write operations are disabled. As with any asynchronous RESET signal, care must be taken not to assert it too close to the edges of active read and write clocks. Refer to the tables beginning with Table 3-96 on page 3-75 for the specifications.

WD

This is the input data bus and is 18 bits wide. Not all 18 bits are valid in all configurations. When a data width less than 18 is specified, unused higher-order signals must be grounded (Table 2-10).

RD

This is the output data bus and is 18 bits wide. Not all 18 bits are valid in all configurations. Like the WD bus, highorder bits become unusable if the data width is less than 18. The output data on unused pins is undefined (Table 2-10).

Table 2-10 • Input Data	Signal Usage for Different Aspect
Ratios	

DxW	WD/RD Unused
4kx1	WD[17:1], RD[17:1]
2kx2	WD[17:2], RD[17:2]
1kx4	WD[17:4], RD[17:4]
512x9	WD[17:9], RD[17:9]
256x18	-

ESTOP, FSTOP

ESTOP is used to stop the FIFO read counter from further counting once the FIFO is empty (i.e., the Empty flag goes high). A high on this signal inhibits the counting.

FSTOP is used to stop the FIFO write counter from further counting once the FIFO is full (i.e., the Full flag goes high). A high on this signal inhibits the counting.

For more information on these signals, refer to the "ESTOP and FSTOP Usage" section on page 2-27.

FULL, EMPTY

When the FIFO is full and no more data can be written, the Full flag asserts high. The Full flag is synchronous to WCLK to inhibit writing immediately upon detection of a full condition and to prevent overflows. Since the write address is compared to a resynchronized (and thus timedelayed) version of the read address, the Full flag will remain asserted until two WCLK active edges after a read operation eliminates the full condition.

When the FIFO is empty and no more data can be read, the Empty flag asserts high. The Empty flag is synchronous to RCLK to inhibit reading immediately upon detection of an empty condition and to prevent underflows. Since the read address is compared to a resynchronized (and thus time-delayed) version of the write address, the Empty flag will remain asserted until two RCLK active edges, after a write operation removes the empty condition.

For more information on these signals, refer to the "FIFO Flag Usage Considerations" section on page 2-27.

AFULL, AEMPTY

These are programmable flags and will be asserted on the threshold specified by AFVAL and AEVAL, respectively.

When the number of words stored in the FIFO reaches the amount specified by AEVAL while reading, the



AEMPTY output will go high. Likewise, when the number of words stored in the FIFO reaches the amount specified by AFVAL while writing, the AFULL output will go high.

AFVAL, AEVAL

The AEVAL and AFVAL pins are used to specify the almost-empty and almost-full threshold values. They are 12-bit signals. For more information on these signals, refer to the "FIFO Flag Usage Considerations" section.

ESTOP and FSTOP Usage

The ESTOP pin is used to stop the read counter from counting any further once the FIFO is empty (i.e., the EMPTY flag goes high). Likewise, the FSTOP pin is used to stop the write counter from counting any further once the FIFO is full (i.e., the Full flag goes high).

The FIFO counters in the ProASIC3E device start the count at 0, reach the maximum depth for the configuration (e.g., 511 for a 512x9 configuration), and then restart at 0. An example application for the ESTOP, where the read counter keeps counting, would be writing to the FIFO once and reading the same content over and over without doing another write.

FIFO Flag Usage Considerations

The AEVAL and AFVAL pins are used to specify the 12-bit AEMPTY and AFULL threshold values. The FIFO contains separate 12-bit write address (WADDR) and read address (RADDR) counters. WADDR is incremented every time a write operation is performed, and RADDR is incremented every time a read operation is performed. Whenever the difference between WADDR and RADDR is greater than or equal to AFVAL, the AFULL output is asserted. Likewise, whenever the difference between WADDR and RADDR is less than or equal to AEVAL, the AEMPTY output is asserted. To handle different read and write aspect ratios, AFVAL and AEVAL are expressed in terms of total data bits instead of total data words. When users specify AFVAL and AEVAL in terms of read or write words, the SmartGen tool translates them into bit addresses and configures these signals automatically. SmartGen configures the AFULL flag to assert when the write address exceeds the read address by at least a predefined value. In a 2kx8 FIFO, for example, a value of 1,500 for AFVAL means that the AFULL flag will be asserted after a write when the difference between the write address and the read address reaches 1,500 (there have been at least 1,500 more writes than reads). It will stay asserted until the difference between the write and read addresses drops below 1,500.

The AEMPTY flag is asserted when the difference between the write address and the read address is less than a predefined value. In the example above, a value of 200 for AEVAL means that the AEMPTY flag will be asserted when a read causes the difference between the write address and the read address to drop to 200. It will stay asserted until that difference rises above 200. Note that the FIFO can be configured with different read and write widths; In this case the AFVAL setting is based on the number of write data entries and the AEVAL setting is based on the number of read data entries. For aspect ratios of 512x9 and 256x18, only 4,096 bits can be addressed by the 12 bits of AFVAL and AEVAL. The number of words must be multiplied by 8 and 16 instead of 9 and 18. The SmartGen tool automatically uses the proper values. To avoid halfwords being written or read, which could happen if different read and write aspect ratios are specified, the FIFO will assert Full or Empty as soon as at least a minimum of one word cannot be written or read. For example, if a two-bit word is written and a four-bit word is being read. FIFO will remain in the Empty state when the first word is written. This occurs even if the FIFO is not completely empty, because in this case a complete word cannot be read. The same is applicable in the Full state. If a four-bit word is written and a two-bit word is read, the FIFO is full and one word is read. The FULL flag will remain asserted because a complete word cannot be written at this point.

Refer to the *ProASIC3/E SRAM/FIFO Blocks* application note for more information.

Pro I/Os

Introduction

ProASIC3E devices feature a flexible I/O structure, supporting a range of mixed voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V) through a bank-selectable voltage. Table 2-11, Table 2-12, Table 2-13, and Table 2-14 on page 2-30 show the voltages and the compatible I/O standards. I/Os provide programmable slew rates, drive strengths, weak pull-up, and weak pull-down circuits. All I/O standards, except 3.3 V PCI and 3.3 V PCI-X, are capable of hot insertion. 3.3 V PCI and 3.3 V PCI-X are 5 V tolerant. See the "5 V Input Tolerance" section on page 2-38 for possible implementations of 5 V tolerance.

Single-ended input buffers support both the Schmitt trigger and programmable delay options on a per-I/O basis.

All I/Os are in a known state during power-up and any power-up sequence is allowed without current impact. Refer to the "I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)" section on page 3-3 for more information. The I/Os will come up with disabled in/out buffers but with a weak pull-up enabled.

I/O Tile

The ProASIC3E I/O tile provides a flexible, programmable structure for implementing a large number of I/O standards. In addition, the registers available in the I/O tile can be used to support high-performance register

inputs and outputs, with register enable if desired (Figure 2-23 on page 2-33). The registers can also be used to support the JESD-79C Double Data Rate (DDR) standard within the I/O structure (see the "Double Data Rate (DDR) Support" section on page 2-34 for more information).

As depicted in Figure 2-23 on page 2-33, all I/O registers share one CLR port. The output register and output enable register share one CLK port. Refer to the "I/O Registers" section on page 2-33 for more information.

I/O Banks and I/O Standards Compatibility

I/Os are grouped into I/O voltage banks. There are eight I/O banks (two per side). Each I/O voltage bank has a dedicated input/output supply and ground voltages (VMV/GNDQ for input buffers and V_{CCI}/GND for output buffers). Because of these dedicated supplies, only I/Os with compatible standards can be assigned to the same I/O voltage bank. Table 2-12 on page 2-29 shows the required voltage compatibility values for each of these voltages.

For more information about I/O and global assignments to I/O banks, refer to the specific pin table of the device in the "Package Pin Assignments" section on page 4-1 and the "User I/O Naming Convention" section on page 2-50.

Every I/O bank is divided into minibanks. Any user I/O in a V_{REF} minibank (a minibank is the region of scope of a V_{REF} pin) can be configured as a V_{REF} pin (Figure 2-22). Only one V_{REF} pin is needed to control the entire V_{REF} minibank. The location and scope of the V_{REF} minibanks can be determined by the I/O name. For details, see the "User I/O Naming Convention" section on page 2-50.

Table 2-11 on page 2-29 shows the I/O standards supported by ProASIC3E devices and the corresponding voltage levels.

I/O standards are compatible if:

- Their V_{CCI} and VMV values are identical
- Both of the standards need a $\mathsf{V}_{\mathsf{REF}}$ and their $\mathsf{V}_{\mathsf{REF}}$ values are identical




Figure 2-22 • Typical I/O Bank Detail Showing V_{REF} Minibanks

Table 2-11 • ProASIC3E Supported I/O Standards

	A3PE600	A3PE1500	A3PE3000
Single-Ended		•	
LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V/1.8 V/1.5 V, LVCMOS 2.5/5.0 V, 3.3 V PCI/3.3 VPCI-X	1		1
Differential			
LVPECL, LVDS, BLVDS, M-LVDS	1	✓	1
Voltage-Referenced			
GTL+ 2.5 V / 3.3 V, GTL 2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3 Class I and II	1	1	1

Table 2-12 • V_{CCI} Voltages and Compatible Standards

V _{CCI} and VMV (typical)	Compatible Standards
3.3 V	LVTTL/LVCMOS 3.3, PCI 3.3, SSTL3 (Class I and II), GTL+ 3.3, GTL 3.3, LVPECL
2.5 V	LVCMOS 2.5, LVCMOS 2.5/5.0, SSTL2 (Class I and II), GTL+ 2.5, GTL 2.5, LVDS, DDR LVDS, BLVDS, and M-LVDS
1.8 V	LVCMOS 1.8
1.5 V	LVCMOS 1.5, HSTL (Class I), HSTL (Class II)

Table 2-13 VREF Voltages and Compatible Standards

V _{REF} (typical)	Compatible Standards
1.5 V	SSTL3 (Class I and II)
1.25 V	SSTL2 (Class I and II)
1.0 V	GTL+ 2.5, GTL+ 3.3
0.8 V	GTL 2.5, GTL 3.3
0.75 V	HSTL (Class I), HSTL (Class II)

Table 2-14 •	Legal I/O Usage M	latrix within the Same Bank
--------------	-------------------	-----------------------------

l/O Bank Voltage (typical)	Minibank Voltage (typical)	LVTTL/LVCMOS 3.3 V	LVCMOS 2.5 V	LVCMOS 1.8 V	LVCMOS 1.5 V	3.3 V PCI/PCI-X	GTL+ (3.3 V)	GTL+ (2.5 V)	GTL (3.3 V)	GTL (2.5 V)	HSTL Class I and II (1.5 V)	SSTL2 Class I and II (2.5 V)	SSTL3 Class I and II (3.3 V)	LVDS, BLVDS, and M-LVDS, DDR (2.5 V ± 5%)	LVPECL (3.3 V)
3.3 V	-														
	0.80 V														
	1.00 V														
	1.50 V														
2.5 V	-														
	0.80 V														
	1.00 V														
	1.25 V														
1.8 V	-														
1.5 V	-														
	0.75 V														

Note: White box: Allowable I/O standard combinations Gray box: Illegal I/O standard combinations



Features Supported on Every I/O

Table 2-15 lists all features supported by transmitter/receiver for single-ended and differential I/Os.

Table 2-15 • I/O Features ProASIC3E

mode except PCI or 5 V input tolerant oliodes and do not allow hot insertion)
ertion (disabling the clamp diode) is
down
buffer enable/disable time: 2 ns delay 0 ns delay on the falling edge (see the tween Output Buffer Enable/Disable 2-43 for more information).
5 V Input Tolerance" section on page 2-
utputs compatible with 5 V TTL inputs section on page 2-38)
e 2-16 on page 2-32)
0 ns if bypassed, 0.46 ns with 000 111 setting, 0.6 ns intermediate delay 5 V)
e 2-16 on page 2-32)
or GNDQ pin and power plane for VMV ffer to reduce output induced noise.
0 ns if bypassed, 0.46 ns with 000 111 setting, 0.6 ns intermediate delay 5 V)
e 2-16 on page 2-32)
or GNDQ pin and power plane for VMV ffer to reduce output induced noise.
resistors are used to provide a CMOS- S, BLVDS, and M-LVDS or LVPECL
ertion (disabling the clamp diode) is
down
e 2-16 on page 2-32)
0 ns if bypassed, 0.46 ns with 000 111 setting, 0.6 ns intermediate delay
5 V)

Table 2-16 • Maximum I/O Frequency for Single-Ended, Voltage-Referenced, and Differential

Specification	Performance Up To*
LVTTL/LVCMOS 3.3 V	200 MHz
LVCMOS 2.5 V	250 MHz
LVCMOS 1.8 V	200 MHz
LVCMOS 1.5 V	130 MHz
PCI	200 MHz
PCI-X	200 MHz
HSTL-I	300 MHz
HSTL-II	300 MHz
SSTL2-I	300 MHz
SSTL2-II	300 MHz
SSTL3-I	300 MHz
SSTL3-II	300 MHz
GTL+ 3.3 V	300 MHz
GTL+ 2.5 V	300 MHz
GTL 3.3 V	300 MHz
GTL 2.5 V	300 MHz
LVDS	350 MHz
BLVDS	200 MHz
M-LVDS	200 MHz
LVPECL	350 MHz


Note: *Application performance is dependent on user design implementation.

I/O Registers

Each I/O module contains several input, output, and enable registers. Refer to Figure 2-23 for a simplified representation of the I/O block.

The number of input registers is selected by a set of switches (not shown in Figure 2-23) between registers to implement single or differential data transmission to and from the FPGA core. The Designer software sets these switches for the user.

A common CLR/PRE signal is employed by all I/O registers when I/O register combining is used. Input Register 2 does not have a CLR/PRE pin, as this register is used for DDR implementation. The I/O registers combining must satisfy some rules. For more information, refer to the *ProASIC3/E I/O Usage Guide*.



Note: ProASIC3E I/Os have registers to support DDR functionality (see the "Double Data Rate (DDR) Support" section on page 2-34 for more information).

Figure 2-23 • I/O Block Logical Representation

Double Data Rate (DDR) Support

ProASIC3E devices support 350 MHz DDR inputs and outputs. In DDR mode, new data is present on every transition of the clock signal. Clock and data lines have identical bandwidths and signal integrity requirements, making them very efficient for implementing very highspeed systems.

DDR interfaces can be implemented using HSTL, SSTL, LVDS, and LVPECL I/O standards. The DDR feature is primarily implemented in the FPGA core periphery and is not tied to a specific I/O technology or limited to any I/O standards.

Input Support for DDR

The basic structure to support a DDR input is shown in Figure 2-24. Three input registers are used to capture


incoming data, which is presented to the core on each rising edge of the I/O register clock.

Each I/O tile on ProASIC3E devices supports DDR inputs.

Output Support for DDR

The basic DDR output structure is shown in Figure 2-25 on page 2-35. New data is presented to the output every half clock cycle. Note: DDR macros and I/O registers do not require additional routing. The combiner automatically recognizes the DDR macro and pushes its registers to the I/O register area at the edge of the chip. The routing delay from the I/O registers to the I/O buffers is already taken into account in the DDR macro.

Refer to the Actel application note Using DDR for ProASIC3/E Devices for more information.










Figure 2-25 • DDR Output Support in ProASIC3E Devices

Hot-Swap Support

Hot-swapping (also called hot plugging) is the operation of hot insertion or hot removal of a card in (or from) a powered-up system. The levels of hot-swap support and examples of related applications are described in Table 2-17. The I/Os also need to be configured in hot insertion mode if hot plugging compliance is required.

Hot- Swapping Level	Description Cold-swap	Power Applied to Device No	Bus State	Card Ground Connection –	Device Circuitry Connected to Bus Pins –	ProASIC3E Devices System and card with	do not have to be set to hot insertion mode.
2	Hot-swap while reset	Yes	Held in reset state	Must be made and maintained for 1 msec before, during, and after insertion/ removal	_	In PCI hot-plug specification Reset control circuitry isolates the card busses until the card supplies are at their nominal operating levels and stable.	hot-insertion mode.
3	Hot-swap while bus idle	Yes	Held idle (no ongoing I/O processes during insertion/ removal)	Same as Level 2	glitch-free during power-up or power-down	activity on the bus. It is	with two levels of staging. I/Os have to be set to hot-insertion mode.
4	Hot-swap on an active bus	Yes	Bus may have active I/O processes ongoing, but device being inserted or removed must be idle	Same as Level 2	Same as Level 3	states set on the bus	with two levels of staging. I/Os have to be set to hot insertion mode.

Table 2-17 • Levels of Hot-Swap Support

For ProASIC3E devices requiring level 3 and/or level 4 compliance, the board drivers connected to ProASIC3E I/Os must have 10 k Ω (or lower) output drive resistance at hot insertion, and 1 k Ω (or lower) output drive resistance at hot removal. This resistance is the transmitter resistance sending signal towards the ProASIC3E I/O and no additional resistance is needed on the board. If that cannot be assured, three levels of staging can be used to meet level 3 and/or level 4 compliance. Cards with two levels of staging should have the following sequence:

- Grounds
- Powers, I/Os, and other pins

For boards and cards with three levels of staging, card power supplies must have time to reach their final value before the I/Os are connected. Pay attention to the sizing of power supply decoupling capacitors on the card to ensure that the power supplies are not overloaded with capacitance.

Cards with three levels of staging should have the following sequence:



- Grounds
- Powers
- I/Os and other pins

Cold-Sparing Support

Cold-sparing means that a subsystem with no power applied (usually a circuit board) is electrically connected to the system that is in operation. This means that all input buffers of the subsystem must present very high input impedance with no power applied so as not to disturb the operating portion of the system.

ProASIC3E devices support cold-sparing for all I/O configurations. Standards such as PCI which require I/O clamp diodes can also achieve cold-sparing compliance, since clamp diodes get disconnected internally when the supplies are at 0 V.

If the resistor is chosen, the resistor value must be calculated based on decoupling capacitance on a given power supply on the board (this decoupling capacitor is in parallel with this resistor). The RC time constant should ensure full discharge of supplies before coldsparing functionality is required. The resistor is necessary to ensure that the power pins are discharged to ground every time there is an interruption of power to the device.

Electrostatic Discharge (ESD) Protection

ProASIC3E devices are tested per JEDEC Standard JESD22-A114-B.

ProASIC3E devices contain clamp diodes at every I/O, global, and power pad. Clamp diodes protect all device pads against damage from ESD as well as from excessive voltage transients.

ProASIC3E devices are tested to the following models: Human Body Model (HBM) with a tolerance of 2,000 V, the Machine Model (MM) with a tolerance of 250 V, and the Charged Device Model (CDM) with a tolerance of 200 V.

Each I/O has two clamp diodes. One diode has its positive (P) side connected to the pad and its negative (N) side connected to V_{CCI} . The second diode has its P side connected to GND, and its N side connected to the pad. During operation, these diodes are normally biased in the Off state, except when transient voltage is significantly above V_{CCI} or below GND levels.

By selecting the appropriate I/O configuration, the diode is turned on or off. Refer to Table 2-18 for more information about the I/O standards and the clamp diode.

The second diode is always connected to the pad, regardless of the I/O configuration selected.

I/O Assignment	Clamp Diode	Hot Insertion	5 V Input Tolerance	Input Buffer	Output Buffer	
3.3 V LVTTL/LVCMOS	No	Yes	Yes ¹	Enabled/	Disabled	
3.3 V PCI, 3.3 V PCI-X	Yes	No	Yes ¹	Enabled/Disabled		
LVCMOS 2.5 V ³	No	Yes	No	Enabled/Disabled		
LVCMOS 2.5 V / 5.0 V ³	Yes	No	Yes ²	Enabled/Disabled		
LVCMOS 1.8 V	No	Yes	No	Enabled/Disabled		
LVCMOS 1.5 V	No	Yes	No	Enabled/Disabled		
Voltage-Referenced Input Buffer	No	Yes	No	Enabled/Disabled		
Differential, LVDS/BLVDS/M-LVDS/LVPECL	No	Yes	No	Enabled/Disabled		

Table 2-18 • I/O Hot-Swap and 5 V Input Tolerance Capabilities

Notes:

1. Can be implemented with an external IDT bus switch, resistor divider, or zener with resistor.

2. Can be implemented with an external resistor and an internal clamp diode.

3. In the SmartGen Core Reference Guide, select the LVCMOS5 macro for the LVCMOS 2.5 V / 5.0 V I/O standard or the LVCMOS25 macro for the LVCMOS 2.5 V I/O standard.

5 V Input Tolerance

I/Os can support 5-V-input tolerance when LVTTL 3.3 V, LVCMOS 3.3 V, LVCMOS 2.5 V / 5 V, and LVCMOS 2.5 V configurations are used (see Table 2-18 on page 2-37 for more details). There are four recommended solutions for achieving 5 V receiver tolerance (see Figure 2-26 to Figure 2-29 on page 2-41 for details of board and macro setups). All the solutions meet a common requirement of limiting the voltage at the I/O input to 3.6 V or less. In fact, the I/O absolute maximum voltage rating is 3.6 V, and any voltage above 3.6 V may cause long term gate oxide failures.

Solution 1

The board-level design must ensure that the reflected waveform at the pad does not exceed the limits provided in Table 3-4 on page 3-2. This is a requirement to ensure long term reliability.

This scheme will also work for a 3.3 V PCI/PCI-X configuration, but the internal diode should not be used for clamping, and the voltage must be limited by the two external resistors as explained below. Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V.

Here are some examples of possible resistor values (based on a simplified simulation model with no line effects, and 10 Ω transmitter output resistance, where Rtx_out_high = (V_{CCI} - V_{OH})/I_{OH}, Rtx_out_low = V_{OL} / I_{OL}).

Example 1 (high speed, high current):

 $Rtx_out_high = Rtx_out_low = 10 \Omega$

R1 = 36 Ω (±5%), P(r1)min = 0.069 Ω

R2 = 82 Ω (±5%), P(r2)min = 0.158 Ω

 $Imax_tx = 5.5 V / (82 \times 0.95 + 36 \times 0.95 + 10) = 45.04 mA$

 t_{RISE} = t_{FALL} = 0.85 ns at C_pad_load = 10 pF (includes up to 25% safety margin)

 $t_{RISE} = t_{FALL} = 4 \text{ ns at C_pad_load} = 50 \text{ pF}$ (includes up to 25% safety margin)

Example 2 (low-medium speed, medium current):

 $Rtx_out_high = Rtx_out_low = 10 \Omega$

R1 = 220 Ω (±5%), P(r1)min = 0.018 Ω

R2 = 390 Ω (±5%), P(r2)min = 0.032 Ω


Imax_tx = 5.5 V / (220 × 0.95 + 390 × 0.95 +10) = 9.17 mA

 $t_{RISE} = t_{FALL} = 4$ ns at C_pad_load = 10 pF (includes up to 25% safety margin)

 $t_{RISE} = t_{FALL} = 20$ ns at C_pad_load = 50 pF (includes up to 25% safety margin)

Other values of resistors are also allowed as long as the resistors are sized appropriately to limit the voltage at the receiving end to 2.5 V < Vin(rx) < 3.6 V* when the transmitter sends a logic '1'. This range of Vin_dc(rx) must be assured for any combination of transmitter supply (5 V \pm 0.5 V), transmitter output resistance, and board resistor tolerances.

Temporary overshoots are allowed according to Table 3-4 on page 3-2.





Solution 2

The board-level design must ensure that the reflected waveform at the pad does not exceed limits provided in Table 3-4 on page 3-2. This is a requirement to ensure long term reliability.

This scheme will also work for a 3.3 V PCI/PCIX configuration, but the internal diode should not be used for clamping, and the voltage must be limited by the external resistors and zener, as shown in Figure 2-27. Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V.




Figure 2-27 • Solution 2

Solution 3

The board-level design must ensure that the reflected waveform at the pad does not exceed limits provided in Table 3-4 on page 3-2. This is a requirement to ensure long term reliability.

This scheme will also work for a 3.3 V PCI/PCIX configuration, but the internal diode should not be used for clamping, and the voltage must be limited by the bus switch, as shown in Figure 2-28. Relying on the diode clamping would create an excessive pad DC voltage of 3.3 V + 0.7 V = 4 V




Figure 2-28 • Solution 3



Solution 4




Figure 2-29 • Solution 4

Table 2-19 • Comparison Table for 5 V Compliant Receiver Scheme

Scheme	Board Components	Speed	Current Limitations
1	Two resistors	Low to High ¹	Limited by transmitter's drive strength
2	Resistor and Zener 3.3 V	Medium	Limited by transmitter's drive strength
3	Bus switch	High	N/A
4	Minimum resistor value ² • $R = 47 \Omega \text{ at } T_J = 70^{\circ}C$ • $R = 150 \Omega \text{ at } T_J = 85^{\circ}C$ • $R = 420 \Omega \text{ at } T_J = 100^{\circ}C$	Medium	Maximum diode current at 100% duty cycle, signal constantly at '1' • 5×52.7 mA at T _J = 70°C / 10-year lifetime • 16.5 mA at T _J = 85°C / 10-year lifetime • 5.9 mA at T _J = 100°C / 10-year lifetime For duty cycles other than 100%, the currents can be increased by a factor = 1/duty cycle. Example: 20% duty cycle at 70°C Maximum current = (1/0.2) × 52.7 mA = 4 × 52.7 mA = 263.5 mA

Notes:

1. Speed and current consumption increase as the board resistance values decrease.

2. Resistor values ensure I/O diode long term reliability.

5 V Output Tolerance

ProASIC3E I/Os must be set to 3.3 V LVTTL or 3.3 V LVCMOS mode to reliably drive 5 V TTL receivers. It is also critical that there be NO external I/O pull-up resistor to 5 V, since this resistor would pull the I/O pad voltage beyond the 3.6 V absolute maximum value, and consequently cause damage to the I/O.

When set to 3.3 V LVTTL or 3.3 V LVCMOS mode, ProASIC3E I/Os can directly drive signals into 5 V TTL receivers. In fact, $V_{OL} = 0.4$ V and $V_{OH} = 2.4$ V in both 3.3 V LVTTL and 3.3 V LVCMOS modes exceeds the $V_{IL} = 0.8$ V and $V_{IH} = 2$ V level requirements of 5 V TTL receivers. Therefore, level '1' and level '0' will be recognized correctly by 5 V TTL receivers.

Simultaneous Switching Outputs and Printed Circuit Board Layout

Simultaneously switching outputs (SSO) can cause signal integrity problems on adjacent signals that are not part of the SSO bus. Both inductive and capacitive coupling parasitics of bond wires inside packages and of traces on printed circuit boards (PCBs) will transfer noise from SSO busses onto signals adjacent to those busses. Additionally, SSOs can produce ground bounce noise and V_{CCI} dip noise. These two noise types are caused by rapidly-changing currents through GND and V_{CCI} package pin inductances during switching activities (EQ 2-1 and EQ 2-2).

Ground bounce noise voltage = L (GND) × di/dt

EQ 2-1

 V_{CCI} dip noise voltage = L (V_{CCI}) × di/dt

EQ 2-2

Any group of four or more input pins switching on the same clock edge is considered an SSO bus. The shielding should be done both on the board and inside the package unless otherwise described.

In-package shielding can be achieved in several ways; the required shielding will vary depending on whether pins next to the SSO bus are LVTTL/LVCMOS inputs, LVTTL/LVCMOS outputs, or GTL/SSTL/HSTL/LVDS/LVPECL inputs and outputs. Board traces in the vicinity of the SSO bus have to be adequately shielded from mutual coupling and inductive noise that can be generated by the SSO bus. Also, noise generated by the SSO bus needs to be reduced inside the package.

PCBs perform an important function in feeding stable supply voltage to the IC and at the same time maintain signal integrity between devices.

Key issues that need to considered are as follows:

- Power and ground plane design and decoupling network design
- Transmission line reflections and terminations

Selectable Skew Between Output Buffer Enable/Disable Time

The configurable skew block is used to delay the output buffer assertion (enable) without affecting deassertion (disable) time.








Figure 2-30 • Block Diagram of Output Enable Path









At the system level, the skew circuit can be used in applications where transmission activities on bidirectional data lines need to be coordinated. This circuit, when selected, provides a timing margin that can prevent bus contention and subsequent data loss and/or transmitter over-stress due to transmitter-to-transmitter current shorts. Figure 2-33 presents an example of the skew circuit implementation in a bidirectional communication system. Figure 2-34 shows how bus contention is created, and Figure 2-35 on page 2-45 shows how it can be avoided with the skew circuit.




Figure 2-33 • Example of Implementation of Skew Circuits in Bidirectional Transmission Systems Using ProASIC3E Devices




Figure 2-34 • Timing Diagram (Bypasses Skew Circuit)






Figure 2-35 • Timing Diagram (with Skew Circuit Selected)

I/O Software Support

In the ProASIC3E development software, default settings have been defined for the various I/O standards that are supported. Changes can be made to the default settings via the use of attributes; however, not all I/O attributes are applicable for all I/O standards. Table 2-20 lists the valid I/O attributes that can be manipulated by the user for each I/O standard.

Single-ended I/O standards in ProASIC3E support up to five different drive strengths.

HOT_SWAPPABLE

Table 2-20 • I/O Attrib	outes vs. l	/O Standa	rd Applica	tions					
I/O Standards	SLEW (output only)	OUT_DRIVE (output only)	SKEW (all macros with OE)	RES_PULL	OUT_LOAD (output only)	COMBINE_REGISTER	IN_DELAY (input only)	IN_DELAY_VAL (input only)	SCHMITT_TRIGGER (input only)
LVTTL/LVCMOS 3.3 V	1	1	1	1	1	1	1	~	1
LVCMOS 2.5 V	1	1	1	1	1	1	1	1	1
LVCMOS 2.5/5.0 V	1	1	1	1	1	1	1	1	1
LVCMOS 1.8 V	1	1	1	1	1	1	1	1	1
LVCMOS 1.5 V	1	1	1	1	1	1	1	1	1
PCI (3.3 V)			1		1	1	1	1	
PCI-X (3.3 V)	1		1		1	1	1	1	
GTL+ (3.3 V)			~		1	1	1	1	
GTL+ (2.5 V)			~		1	1	1	1	
GTL (3.3 V)			1		1	1	1	1	
GTL (2.5 V)			~		1	1	1	1	
HSTL Class I			~		1	1	1	1	
HSTL Class II			1		1	1	1	1	
SSTL2 Class I and II			1		1	1	1	1	
SSTL3 Class I and II			~		1	1	1	1	
LVDS, BLVDS, M-LVDS			1			1	1	1	
LVPECL						1	1	1	



Weak Pull-Up and Weak Pull-Down Resistors

ProASIC3E devices support optional weak pull-up and pull-down resistors per I/O pin. When the I/O is pulled up, it is connected to the V_{CCI} of its corresponding I/O bank. When it is pulled-down it is connected to GND. Refer to Table 3-20 on page 3-20 for more information.

Slew Rate Control and Drive Strength

ProASIC3E devices support output slew rate control: high and low.Actel recommends the high slew rate option to minimize the propagation delay. This high-speed option may introduce noise into the system if appropriate signal integrity measures are not adopted. Selecting a low slew rate reduces this kind of noise but adds some delays in the system. Low slew rate is recommended when bus transients are expected. Drive strength should also be selected according to the design requirements and noise immunity of the system. The output slew rate and multiple drive strength controls are available in LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V, LVCMOS 2.5 V / 5.0 V input, LVCMOS 1.8 V, and LVCMOS 1.5 V. All other I/O standards have a high output slew rate by default.

Refer to Table 2-21 for more information about the slew rate and drive strength specification. Table 2-23 on page 2-49 lists the default values for the above selectable I/O attributes as well as those that are preset for that I/O standard.

Refer to Table 2-21 for SLEW and OUT_DRIVE settings. Table 2-22 on page 2-48 lists the I/O default attributes. Table 2-23 on page 2-49 lists the voltages for the supported I/O standards.

	OUT_DRIVE (mA)								
I/O Standards	2	4	6	8	12	16	24	SI	ew
LVTTL/LVCMOS 3.3 V	1	1	1	1	1	1	1	High	Low
LVCMOS 2.5 V	1	1	1	1	1	1	1	High	Low
LVCMOS 2.5 V/5.0 V	1	1	1	1	1	1	1	High	Low
LVCMOS 1.8 V	1	1	1	1	1	1	-	High	Low
LVCMOS 1.5 V	1	1	1	1	1	-	_	High	Low

Table 2-21 • I/O Standards—SLEW and Output Drive (OUT_DRIVE) Settings

Table 2-22I/O Default Attributes

I/O Standards	SLEW (output only)	OUT_DRIVE (output only)	SKEW) (tribuf and bibuf only)	RES_PULL	OUT_LOAD (output only)	COMBINE_REGISTER	IN_DELAY (input only)	IN_DELAY_VAL (input only)	SCHMITT_TRIGGER (input only)																																																																						
LVTTL/LVCMOS 3.3 V	See Table 2-21	See Table 2-21	Off	None	35pF	-	Off	0	Off																																																																						
LVCMOS 2.5 V	on page 2-47	page 2-47 on page 2-47	Off	None	35 pF	-	Off	0	Off																																																																						
LVCMOS 2.5/5.0 V			Off	None	ne 35 pF –	-	Off	0	Off																																																																						
LVCMOS 1.8 V			Off	None	35 pF	-	Off	0	Off																																																																						
LVCMOS 1.5 V			Off	None	35 pF	-	Off	0	Off																																																																						
PCI (3.3 V)				Off	None	10 pF	-	Off	0	Off																																																																					
PCI-X (3.3 V)			Off	None	10 pF	-	Off	0	Off																																																																						
GTL+ (3.3 V)			Off	None	10 pF	-	Off	0	Off																																																																						
GTL+ (2.5 V)				Off	None	10 pF	-	Off	0	Off																																																																					
GTL (3.3 V)																							Off	None	10 pF	-	Off	0	Off																																																		
GTL (2.5 V)						Off	None	10 pF	-	Off	0	Off																																																																			
HSTL Class I																																								1																															-		Off	None	20 pF	-	Off	0	Off
HSTL Class II																												Off	None	20 pF	-	Off	0	Off																																													
SSTL2 Class I and II																			Off	None	30 pF	-	Off	0	Off																																																						
SSTL3 Class I and II			Off	None	30 pF	-	Off	0	Off																																																																						
LVDS, BLVDS, M-LVDS			Off	None	0 pF	-	Off	0	Off																																																																						
LVPECL			Off	None	0 pF	_	Off	0	Off																																																																						



I/O Standard	Input/Output Supply Voltage (VMVtyp/V _{CCI_TYP})	Input Reference Voltage (V _{REF_TYP})	Board Termination Voltage (V _{TT_TYP})
LVTTL/LVCMOS 3.3 V	3.30 V	_	_
LVCMOS 2.5 V	2.50 V	_	_
LVCMOS 2.5 V/5.0 V Input	2.50 V	_	_
LVCMOS 1.8 V	1.80 V	_	_
LVCMOS 1.5 V	1.50 V	_	_
PCI 3.3 V	3.30 V	_	_
PCI-X 3.3 V	3.30 V	_	_
GTL+ 3.3 V	3.30 V	1.00 V	1.50 V
GTL+ 2.5 V	2.50 V	1.00 V	1.50 V
GTL 3.3 V	3.30 V	0.80 V	1.20 V
GTL 2.5 V	2.50 V	0.80 V	1.20 V
HSTL Class I	1.50 V	0.75 V	0.75 V
HSTL Class II	1.50 V	0.75 V	0.75 V
SSTL3 Class I	3.30 V	1.50 V	1.50 V
SSTL3 Class II	3.30 V	1.50 V	1.50 V
SSTL2 Class I	2.50 V	1.25 V	1.25 V
SSTL2 Class II	2.50 V	1.25 V	1.25 V
LVDS, DDR LVDS, BLVDS, and M-LVDS	2.50 V	-	-
LVPECL	3.30 V	-	-

Table 2-23 • Supported I/O Standards and the Corresponding V_{REF} and V_{TT} Voltages

User I/O Naming Convention

Due to the comprehensive and flexible nature of ProASIC3E device user I/Os, a naming scheme is used to show the details of the I/O (Figure 2-36). The name identifies to which I/O bank it belongs, as well as the pairing and pin polarity for differential I/Os.

I/O Nomenclature = Gmn/IOuxwByVz

Gmn is only used for I/Os that also have CCC access—i.e., global pins.

- G = Global
- m = Global pin location associated with each CCC on the device: A (northwest corner), B (northeast corner), C (east middle), D (southeast corner), E (southwest corner), and F (west middle)
- n = Global input MUX and pin number of the associated Global location m, either A0, A1,A2, B0, B1, B2, C0, C1, or C2. Figure 2-14 on page 2-16 shows the three input pins per each clock source MUX at the CCC location m.
- u = I/O pair number in the bank, starting at 00 from the northwest I/O bank and proceeds in a clockwise direction.
- x = P (Positive) or N (Negative) for differential pairs, or R (Regular—single-ended) for the I/Os that support singleended and voltage-referenced I/O standards only.
- w = D (Differential Pair) or P (Pair) or S (Single-Ended). D (Differential Pair) if both members of the pair are bonded out to adjacent pins or are separated only by one GND or NC pin; P (Pair) if both members of the pair are bonded out but do not meet the adjacency requirement; or S (Single-Ended) if the I/O pair is not bonded out. For Differential (D) pairs, adjacency for ball grid packages means only vertical or horizontal. Diagonal adjacency does not meet the requirements for a true differential pair.
- B = Bank
- y = Bank number [0..7]. The bank number starts at 0 from northwest I/O bank and proceeds in a clockwise direction.
- $V = V_{REF}$
- $z = V_{REF}$ minibank number [0...4]. A given voltage-referenced signal spans 16 pins (typically) in an I/O bank. Voltage banks may have multiple V_{REF} minibanks.




Figure 2-36 • User I/O Naming Conventions of ProASIC3E Devices



Pin Descriptions

Supply Pins

GND

Ground

Ground supply voltage to the core, I/O outputs, and I/O logic.

GNDQ Ground (quiet)

Quiet ground supply voltage to input buffers of I/O banks. Within the package, the GNDQ plane is decoupled from the simultaneous switching noise originated from the output buffer ground domain. This minimizes the noise transfer within the package, and improves input signal integrity. GNDQ must always be connected to GND on the board.

V_{CC} Core Supply Voltage

Supply voltage to the FPGA core, nominal 1.5 V. V_{CC} is also required for powering the JTAG state machine in addition to V_{JTAG} . Even when a ProASIC3 device is in bypass mode in a JTAG chain of interconnected devices, both V_{CC} and V_{JTAG} must remain powered to allow JTAG signals to pass through the ProASIC3 device.

V_{CCI}Bx I/O Supply Voltage

Supply voltage to the bank's I/O output buffers and I/O logic. Bx is the I/O bank number. There are eight I/O banks on ProASIC3E devices plus a dedicated V_{JTAG} bank. Each bank can have a separate V_{CCI} connection. All I/Os in a bank will run off the same V_{CCI}Bx supply. V_{CCI} can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V nominal voltage. Unused I/O banks should have their corresponding V_{CCI} pins tied to GND.

VMVx I/O Supply Voltage (quiet)

Quiet supply voltage to the input buffers of each I/O bank. X is the bank number. Within the package, the VMV plane is decoupled from the simultaneous switching noise originated from the output buffer V_{CC} domain. This minimizes the noise transfer within the package, and improves input signal integrity. Each bank must have at least one VMV connection and no VMV should be left unconnected. All I/Os in a bank run off the same VMVx supply. VMV is used to provide a quiet supply voltage to the input buffers of each I/O bank. VMVx can be 1.5 V, 1.8 V, 2.5 V, or 3.3 V nominal voltage. Unused I/O banks should have their corresponding VMV pins tied to GND. VMV and V_{CCI} should be at the same voltage within a given I/O bank. Used VMV pins must be connected to the corresponding V_{CCI} pins of the same bank (i.e., VMV0 to V_{CCI}B0, VMV1 to V_{CCI}B1, etc.).

V_{CCPLA/B/C/D/E/F} PLL Supply Voltage

Supply voltage to analog PLL, nominal 1.5 V. There are six V_{CCPL} pins (PLL power) on ProASIC3E devices. Unused V_{CCPL} pins should be connected to GND.

V_{COMPLA/B/C/D/E/F} PLL Ground

Ground to analog PLL. There are six V_{COMPL} pins (PLL ground) on ProASIC3E. Unused V_{COMPL} pins should be connected to GND.

V_{JTAG} JTAG Supply Voltage

ProASIC3E devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). Isolating the JTAG power supply in a separate I/O bank gives greater flexibility with supply selection and simplifies power supply and printed circuit board design. If the JTAG interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND. It should be noted that V_{CC} is required to be powered for JTAG operation; V_{JTAG} alone is insufficient. If a ProASIC3E device is in a JTAG chain of interconnected boards, the board containing the ProASIC3E device can be powered down, provided both V_{JTAG} and V_{CC} to the ProASIC3E part remain powered; otherwise JTAG signals will not be able to transition the ProASIC3E device, even in bypass mode.

V_{PUMP} Programming Supply Voltage

ProASIC3E devices support single-voltage ISP programming of the configuration Flash and FlashROM. For programming, V_{PUMP} should be 3.3 V nominal. During normal device operation, V_{PUMP} can be left floating or can be tied (pulled up) to any voltage between 0 V and 3.6 V.

When the V_{PUMP} pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

User-Defined Supply Pins

I/O Voltage Reference

Reference voltage for I/O minibanks. V_{REF} pins are configured by the user from regular I/Os, and any I/O in a bank, except JTAG I/Os, which can be designated as the voltage reference I/O. Only certain I/O standards require a voltage reference—HSTL (I) and (II), SSTL2 (I) and (II), SSTL3 (I) and (II), and GTL/GTL+. One V_{REF} pin can support the number of I/Os available in its minibank.

VREF

User Pins

1/0

GL

User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to V_{CCI} . With V_{CCI} , VMV, and V_{CC} supplies continuously powered-up, and the device transitions from programming to operating mode, the I/Os get instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of Hi-Z)
- Input buffer is disabled (with tristate value of Hi-Z)
- Weak pull-up is programmed

Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as Pro I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

Refer to the "User I/O Naming Convention" section on page 2-50 for a explanation of the naming of global pins.

JTAG Pins

ProASIC3E devices have a separate bank for the dedicated JTAG pins. The JTAG pins can be run at any voltage from 1.5 V to 3.3 V (nominal). V_{CC} must also be powered in order for the JTAG state-machine to operate even if the device is in bypass mode; V_{JTAG} alone is insufficient. Both VJTAG and V_{CC} to the ProASIC3E part must be supplied to allow JTAG signals to transition the ProASIC3E device. Isolating the JTAG power supply in a separate I/O bank gives greater flexibility with supply selection and simplifies power supply and printed circuit board design. If the JTAG interface is neither used nor planned for use, the V_{JTAG} pin together with the TRST pin could be tied to GND.

TCK Test Clock

Test clock input for JTAG boundary scan, ISP, and UJTAG. The TCK pin does not have an internal pull-up/down resistor. Actel recommends adding a nominal 20 k Ω pullup resistor to this pin. If JTAG is not used, Actel recommends tying off TCK to GND or V_{JTAG} through a resistor placed close to the FPGA pin. This prevents JTAG operation in case TMS enters an undesired state. Note that to operate at all V_{JTAG} voltages, 500 Ω to 1 k Ω will satisfy the requirements. Refer to Table 2-24 for more information.

Table 2-24 • Recommend	ed Tie-Off Values for the TCK and
TRST Pins	

V _{JTAG}	Pull-Down Resistance*
V _{JTAG} at 3.3 V	200 Ω to 1 kΩ
V _{JTAG} at 2.5 V	200 Ω to 1 kΩ
V _{JTAG} at 1.8 V	500 Ω to 1 kΩ
V _{JTAG} at 1.5 V	500 Ω to 1 kΩ

Notes:

- 1. Equivalent parallel resistance if more than one device is on JTAG chain.
- 2. The TSK pin can be pulled up/down.

3. The TRST pin can only be pulled down.

Note that to operate at all V_{JTAG} voltages, 500 Ω to 1 $k\Omega$ will satisfy the requirements.

TDI Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

TMS Test Mode Select

The TMS pin controls the use of the IEEE1532 boundary scan pins (TCK,TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST Boundary Scan Reset Pin

The TRST pin functions as an active low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the TAP is held in reset mode. The resistor values must be chosen from Table 2-24 and must satisfy the parallel resistance value requirement. The values in Table 2-24 correspond to the resistor recommended when a single device is used and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entering an undesired JTAG state. In such cases, Actel recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all V_{JTAG} voltages, 500 Ω to 1 $k\Omega$ will satisfy the requirements.

Special Function Pins

NC

No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Don't Connect

This pin should not be connected to any signals on the printed circuit board (PCB). These pins should be left unconnected.

Software Tools

Overview of Tools Flow

The ProASIC3E family of FPGAs is fully supported by both Actel Libero IDE and Designer FPGA Development software. Actel Libero IDE is an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment (see the *Libero IDE flow diagram* located on the Actel website). Libero IDE includes Synplify[®] AE from Synplicity[®], ViewDraw[®] AE from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite[™] AE from SynaptiCAD[®], PALACE[™] AE Physical Synthesis from Magma Design Automation[™], and Designer software from Actel.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes the following:

- Timer—a world-class integrated static timing analyzer and constraints editor that supports timing-driven place-and-route
- NetlistViewer—a design netlist schematic viewer
- ChipPlanner—a graphical floorplanner viewer and editor
- SmartPower—a tool that enables the designer to quickly estimate the power consumption of a design
- PinEditor—a graphical application for editing pin assignments and I/O attributes
- I/O Attribute Editor—a tool that displays all assigned and unassigned I/O macros and their attributes in a spreadsheet format

With the Designer software, a user can lock the design pins before layout while minimally impacting the results of place-and-route. Additionally, Actel back-annotation flow is compatible with all the major simulators. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Actel Designer software is compatible with the most popular FPGA design entry and verification tools from EDA vendors, such as Mentor Graphics, Synplicity, Synopsys, and Cadence[®]. The Designer software is available for both the Windows[®] and UNIX operating systems.

Programming

Programming can be performed using tools such as Silicon Sculptor II (BP Micro Systems) or FlashPro3 (Actel).

The user can generate *.stp programming files from the Designer software and use these files to program a device.

ProASIC3E devices can be programmed in system. For more information on ISP of ProASIC3E devices, refer to the *In-System Programming (ISP) in ProASIC3/E Using FlashPro3* and *Programming a ProASIC3/E Using a Microprocessor* application notes.

The ProASIC3E device can be serialized with a unique identifier stored in the FlashROM of each device. Serialization is an automatic assignment of serial numbers that are stored within the STAPL file used for programming. The area of the FlashROM used for holding such identifiers is defined using SmartGen and the range of serial numbers to be used is defined at the time of STAPL file generation with FlashPoint. Serial number values for STAPL file generation can even be read from a file of predefined values. Serialized programming using a serialized STAPL file can be done through Actel In House Programming (IHP), an external vendor using Silicon Sculptor software, or via the ISP capabilities of the FlashPro software.

Security

ProASIC3E devices have a built-in 128-bit AES decryption core. The decryption core facilitates secure, in-system programming of the FPGA core array fabric and the FlashROM. The FlashROM and the FPGA core fabric can be programmed independently from each other, allowing the FlashROM to be updated without the need for change to the FPGA core fabric. The AES master key is stored in on-chip nonvolatile memory (Flash). The AES master key can be preloaded into parts in a secure programming environment (such as the Actel in-house programming center) and then "blank" parts can be shipped to an untrusted programming or manufacturing center for final personalization with an AES encrypted bitstream. Late stage product changes or personalization

can be implemented easily and securely by simply sending a STAPL file with AES encrypted data. Secure remote field updates over public networks (such as the Internet) are possible by sending and programming a STAPL file with AES encrypted data.

128-Bit AES Decryption

The 128-bit AES standard (FIPS-192) block cipher is the NIST (National Institute of Standards and Technology) replacement for the DES (Data Encryption Standard FIPS46-2). AES has been designed to protect sensitive government information well into the 21st century. It replaces the aging DES, which NIST adopted in 1977 as a Federal Information Processing Standard used by federal agencies to protect sensitive, unclassified information. The 128-bit AES standard has 3.4x10³⁸ possible 128-bit key variants, and it has been estimated that it would take 1,000 trillion years to crack 128-bit AES cipher text using exhaustive techniques. Keys are stored (securely) in ProASIC3E devices in nonvolatile Flash memory. All programming files sent to the device can be authenticated by the part prior to programming to ensure that bad programming data is not loaded into the part that may possibly damage it. All programming verification is performed on-chip, ensuring that the contents of ProASIC3E devices remain secure.

AES decryption can also be used on the 1,024-bit FlashROM to allow for secure remote updates of the FlashROM contents. This allows for easy, secure support for subscription model products. See the application note *ProASIC3/E Security* for more details.

ISP

ProASIC3E devices support IEEE 1532 ISP via JTAG and require a single V_{PUMP} voltage of 3.3 V during programming. In addition, programming via a Microcontroller (MCU) in a target system can be achieved. See the application note *In-System Programming (ISP) in ProASIC3/E Using FlashPro3* for more details.

JTAG 1532

ProASIC3E devices support the JTAG-based IEEE 1532 standard for ISP. As part of this support, when a ProASIC3E device is in an unprogrammed state, all user I/O pins are disabled. This is achieved by keeping the global IO_EN signal deactivated, which also has the effect of disabling the input buffers. The SAMPLE/PRELOAD instruction captures the status of pads in parallel and shifts them out as new data is shift in for loading into the Boundary Scan Register. When the ProASIC3E device is in an unprogrammed state, the SAMPLE/PRELOAD instruction has no effect on I/O status, however, it will continue to shift in new data to be loaded into the BSR; therefore, when SAMPLE/PRELOAD is used on an unprogrammed device, the BSR will be loaded with undefined data. Refer to the *In-System Programming (ISP) in ProASIC3/E Using FlashPro3* application note for more details.

For JTAG timing information of setup, hold, and fall times, refer to the *FlashPro User's Guide*.

Boundary Scan

ProASIC3E devices are compatible with IEEE Standard 1149.1, which defines a hardware architecture and the set of mechanisms for boundary scan testing. The basic ProASIC3E boundary scan logic circuit is composed of the TAP (test access port) controller, test data registers, and instruction register (Figure 2-37 on page 2-55). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS) and the optional IDCODE instruction (Table 2-25 on page 2-55).

Each test section is accessed through the TAP, which has five associated pins: TCK (test clock input), TDI, TDO (test data input and output), TMS (test mode selector), and TRST (test reset input). TMS, TDI, and TRST are equipped with pull-up resistors to ensure proper operation when no input data is supplied to them. These pins are dedicated for boundary scan test usage. Refer to the "JTAG Pins" section on page 2-52 for pull-up/down recommendations for TDO and TCK pins. The TAP controller is a 4-bit state machine (16 states) that operates as shown in Figure 2-37 on page 2-55. The 1s and 0s represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles. The TRST pin may also be used to asynchronously place the TAP controller in the Test-Logic-Reset state.

ProASIC3E devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (LSB, ID number, part number, and version). The boundary scan register observes and controls the state of each I/O pin. Each I/O cell has three boundary scan register cells, each with a serial-in, serialout, parallel-in, and parallel-out pin.

The serial pins are used to serially connect all the boundary scan register cells in a device into a boundary scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic I/O tile and the input, output, and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.




Figure 2-37 • Boundary Scan Chain in ProASIC3E

Table 2-25• Boundary Scan Opcodes

	Hex Opcode
EXTEST	00
HIGHZ	07
USERCODE	OE
SAMPLE/PRELOAD	01
IDCODE	OF
CLAMP	05
BYPASS	FF



DC and Switching Characteristics

General Specifications

DC and switching characteristics for -F speed grade targets are based only on simulation.

The characteristics provided for –F speed grade are subject to change after establishing FPGA specifications. Some restrictions might be added and will be reflected in future revisions of this document. The –F speed grade is only supported in the commercial temperature range.

Operating Conditions

Stresses beyond those listed in the Table 3-1 may cause permanent damage to the device.

Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating ranges specified in Table 3-2 on page 3-2.

Symbol	Parameter	Limits	Units
V _{CC}	DC core supply voltage	–0.3 to 1.65	V
V _{JTAG}	JTAG DC voltage	-0.3 to 3.75	V
V _{PUMP}	Programming voltage	-0.3 to 3.75	V
V _{CCPLL}	Analog power supply (PLL)	–0.3 to 1.65	V
V _{CCI}	DC I/O output buffer supply voltage	-0.3 to 3.75	V
VMV	DC I/O input buffer supply voltage	-0.3 to 3.75	V
VI	I/O input voltage	 -0.3 V to 3.6 V (when I/O hot insertion mode is enabled) -0.3 V to (V_{CCI} + 1 V) or 3.6 V, whichever voltage is lower (when I/O hot-insertion mode is disabled) 	V
T _{STG} ²	Storage Temperature	-65 to +150	°C
T _J ²	Junction Temperature	+125	°C

Table 3-1 • Absolute Maximum Ratings

Notes:

1. The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 3-3 on page 3-2.

2. For Flash programming and retention maximum limits refer to Table 3-4 on page 3-2 and for recommended operating limits refer to Table 3-2 on page 3-2.

Symbol	Parameter		Commercial	Industrial	Units
T _A , T _J	Ambient and Junction temperature		0 to +70	-40 to +85	°C
V _{CC}	1.5 V DC core supply voltage		1.425 to 1.575	1.425 to 1.575	V
V _{JTAG}	JTAG DC voltage		1.4 to 3.6	1.4 to 3.6	V
V _{PUMP}	Programming voltage	Programming Mode	3.0 to 3.6	3.0 to 3.6	V
		Operation ³	0 to 3.6	0 to 3.6	V
V _{CCPLL}	Analog power supply (PLL)		1.4 to 1.6	1.4 to 1.6	V
V _{CCI} and VMV	1.5 V DC supply voltage		1.425 to 1.575	1.425 to 1.575	V
	1.8 V DC supply voltage		1.7 to 1.9	1.7 to 1.9	V
	2.5 V DC supply voltage		2.3 to 2.7	2.3 to 2.7	V
	3.3 V DC supply voltage		3.0 to 3.6	3.0 to 3.6	V
	LVDS/BLVDS/M-LVDS differential I/O		2.375 to 2.625	2.375 to 2.625	V
	LVPECL differential I/O		3.0 to 3.6	3.0 to 3.6	V

Table 3-2 • Recommended Operating Conditions

Notes:

1. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 3-13 on page 3-15. VMV and V_{CCI} should be at the same voltage within a given I/O bank.

2. All parameters representing voltages are measured with respect to GND unless otherwise specified.

3. V_{PUMP} can be left floating during normal operation (not programming mode).

Table 3-3 • Flash Programming Limits - Retention, Storage and Operating Temperature¹

Product Grade	Programming Cycles	Program Retention (Biased/Unbiased)	Maximum Storage Temperature T _{STG} (°C) ²	Maximum Operating Junction Temperature T _J (°C) ²
Commercial	500	20 years	110	110
Industrial	500	20 years	110	110

Notes:

1. This is a stress rating only, functional operation at any other condition other than those indicates is not implied.

2. These limits apply for program/data retention only. Refer to tables 3-1 and 3-2 for device operating conditions and absolute limits.

V _{CCI} and VMV	Average V _{CCI} -GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ²	Maximum Overshoot/ Undershoot) ²	
2.7 V or less	10%	1.4 V	
	5%	1.49 V	
3 V	10%	1.1 V	
	5%	1.19 V	
3.3 V	10%	0.79 V	
	5%	0.88 V	
3.6 V	10%	0.45 V	
	5%	0.54 V	

Table 3-4 • Overshoot and Undershoot Limits (as measured on quiet I/Os)¹

Notes:

1. Based on reliability requirements at 85°C.

2. The duration is allowed at one cycle out of six clock cycles (estimated SSO density over cycles). If the overshoot/undershoot occurs at 1 out of 2 cycles, then the maximum overshoot/undershoot has to be reduced by 0.15 V.



I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every ProASIC3E device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power-up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 3-1.

There are five regions to consider during power-up.

ProASIC3E I/Os are activated only if ALL of the following three conditions are met:

- 1. V_{CC} and V_{CCI} are above the minimum specified trip points (Figure 3-1).
- 2. V_{CCl} > V_{CC} 0.75 V (Typical).
- 3. Chip is in the operating mode.

V_{CCI} Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.2 V Ramping down: 0.5 V < trip_point_down < 1.1 V

V_{CC} Trip Point:

Ramping up: 0.6 V < trip_point_up < 1.1 V

Ramping down: 0.5 V < trip_point_down < 1 V

 V_{CC} and V_{CCI} ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- During programming, I/Os become tristated and weakly pulled up to V_{CCI}.
- JTAG supply, PLL power supplies, and charge pump V_{PUMP} supply have no influence on I/O behavior.

Internal Power-Up Activation Sequence

- 1. Core
- 2. Input buffers
- 3. Output buffers, after 200 ns delay from input buffer activation.




Figure 3-1 • I/O State as a Function of V_{CCI} and V_{CC} Voltage Levels

Thermal Characteristics

Introduction

The temperature variable in Actel Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction to be higher than the ambient temperature.

EQ 3-1 can be used to calculate junction temperature.

$$T_J = Junction Temperature = \Delta T + T_A$$

EQ 3-1

Where:

T_A = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient ΔT = θ_{ia} * P

 θ_{ja} = Junction-to-ambient of the package. θ_{ja} numbers are located in Table 3-5.

P = Power dissipation

Package Thermal Characteristics

The device junction-to-case thermal resistivity is θ_{jc} and the junction-to-ambient air thermal resistivity is θ_{ja} . The thermal characteristics for θ_{ja} are shown for two air flow rates. The absolute maximum junction temperature is 110°C. EQ 3-2 shows a sample calculation of the absolute maximum power dissipation allowed for an 896-pin FBGA package at commercial temperature and still air.

Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}(°C/W)} = \frac{150°C - 70°C}{13.6°C/W} = 5.88 W$$

EQ 3-2

Table 3-5Package Thermal Resistivities

			$ heta_{ja}$			
Package Type	Pin Count	θ_{jc}	Still Air	200 ft./min.	500 ft./min.	Units
Plastic Quad Flat Package (PQFP)	208	8.0	26.1	22.5	20.8	C/W
Plastic Quad Flat Package (PQFP) with embedded heat spreader	208	3.8	16.2	13.3	11.9	C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.8	26.6	22.8	21.5	C/W
	484	3.2	20.5	17.0	15.9	C/W
	676	3.2	16.4	13.0	12.0	C/W
	896	2.4	13.6	10.4	9.4	C/W

Temperature and Voltage Derating Factors

Table 3-6 • Temperature and Voltage Derating Factors for Timing Delays (Normalized to T_J = 70°C, V_{CC} = 1.425 V)

Array Voltage V _{CC} (V)	Junction Temperature (°C)						
	–40°C	0°C	25°C	70°C	85°C	100°C	
1.425	0.87	0.93	0.95	1.00	1.02	1.05	
1.500	0.83	0.88	0.90	0.95	0.96	0.99	
1.575	0.80	0.84	0.87	0.91	0.93	0.96	



Calculating Power Dissipation

Quiescent Supply Current

Table 3-7 • Quiescent Supply Current Characteristics

	A3PE600	A3PE1500	A3PE3000
Typical (25°C)	5 mA	12 mA	25 mA
Maximum (Commercial)	30 mA	70 mA	150 mA
Maximum (Industrial)	45 mA	105 mA	225 mA

Notes:

1. I_{DD} Includes V_{CC} , V_{PUMP} , V_{CC} , and VMV currents. Values do not include I/O static contribution, which is shown in Table 3-8 and Table 3-9 on page 3-6.

2. -F speed grade devices may experience higher standby I_{DD} of up to five times the standard I_{DD} and higher I/O leakage.

Power per I/O Pin

Table 3-8 • Summary of I/O Input Buffer Power (Per Pin) – Default I/O Software Settings

	VMV (V)	Static Power P _{DC2} (mW) ¹	Dynamic Power P _{AC9} (μW/MHz) ²
Single-Ended		•	
3.3 V LVTTL/LVCMOS	3.3	_	17.39
3.3 V LVTTL/LVCMOS – Schmitt trigger	3.3	-	25.51
2.5 V LVCMOS	2.5	-	5.76
2.5 V LVCMOS – Schmitt trigger	2.5	-	7.16
1.8 V LVCMOS	1.8	-	2.72
1.8 V LVCMOS – Schmitt trigger	1.8	-	2.80
1.5 V LVCMOS (JESD8-11)	1.5	-	2.08
1.5 V LVCMOS (JESD8-11) – Schmitt trigger	1.5	-	2.00
3.3 V PCI	3.3	-	18.82
3.3 V PCI – Schmitt trigger	3.3	_	20.12
3.3 V PCI-X	3.3	-	18.82
3.3 V PCI-X – Schmitt trigger	3.3	-	20.12
Voltage-Referenced		•	
3.3 V GTL	3.3	2.90	8.23
2.5 V GTL	2.5	2.13	4.78
3.3 V GTL +	3.3	2.81	4.14
2.5 V GTL +	2.5	2.57	3.71
HSTL (I)	1.5	0.17	2.03
HSTL (II)	1.5	0.17	2.03
SSTL2 (I)	2.5	1.38	4.48
SSTL2 (II)	2.5	1.38	4.48
SSTL3 (I)	3.3	3.21	9.26
SSTL3 (II)	3.3	3.21	9.26
Differential		•	
LVDS/BLVDS/M-LVDS	2.5	2.26	1.50
LVPECL	3.3	5.71	2.17

Notes:

1. P_{DC2} is the static power (where applicable) measured on VMV.

2. P_{AC9} is the total dynamic power measured on V_{CC} and VMV.

Table 3-9 • Summary of I/O Output Buffer Power (Per Pin) – Default I/O Softwa

	C _{LOAD} (pF)	V _{CCI} (V)	Static Power P _{DC3} (mW) ²	Dynamic Power P _{AC10} (μW/MHz) ³
Single-Ended			· ·	
3.3 V LVTTL/LVCMOS	35	3.3	_	474.70
2.5 V LVCMOS	35	2.5	-	270.73
1.8 V LVCMOS	35	1.8	-	151.78
1.5 V LVCMOS (JESD8-11)	35	1.5	-	104.55
3.3 V PCI	10	3.3	-	204.61
3.3 V PCI-X	10	3.3	_	204.61
Voltage-Referenced				
3.3 V GTL	10	3.3	-	24.08
2.5 V GTL	10	2.5	_	13.52
3.3 V GTL+	10	3.3	-	24.10
2.5 V GTL+	10	2.5	-	13.54
HSTL (I)	20	1.5	7.08	26.22
HSTL (II)	20	1.5	13.88	27.22
SSTL2 (I)	30	2.5	16.69	105.56
SSTL2 (II)	30	2.5	25.91	116.60
SSTL3 (I)	30	3.3	26.02	114.87
SSTL3 (II)	30	3.3	42.21	131.76
Differential			•	
LVDS/BLVDS/M-LVDS	_	2.5	7.70	89.62
LVPECL	_	3.3	19.42	168.02

Notes:

1. Dynamic power consumption is given for standard load and software default drive strength and output slew.

2. P_{DC3} is the static power (where applicable) measured on V_{CCI} .

3. P_{AC10} is the total dynamic power measured on V_{CC} and V_{CCI} .



Power Consumption of Various Internal Resources

Table 3-10 •	Different Components	Contributing to the D	vnamic Power Consum	ption in ProASIC3E Devices
	Difference components	continuating to the b	ynanne i ower consam	

Parameter	Definition	Device-Specific Dynamic Contributions (μ W/MHz)			
		A3PE600	A3PE1500	A3PE3000	
P _{AC1}	Clock contribution of a Global Rib	12.77	16.21	19.7	
P _{AC2}	Clock contribution of a Global Spine	1.85	3.06	4.16	
P _{AC3}	Clock contribution of a VersaTile row		0.88	•	
P _{AC4}	Clock contribution of a VersaTile used as a sequential module	0.12			
P _{AC5}	First contribution of a VersaTile used as a sequential module 0.07				
P _{AC6}	Second contribution of a VersaTile used as a sequential module		0.29		
P _{AC7}	Contribution of a VersaTile used as a combinatorial module	0.29			
P _{AC8}	Average contribution of a routing net 0.70				
P _{AC9}	Contribution of an I/O input pin (standard dependent)	See	Table 3-8 on page	3-5.	
P _{AC10}	Contribution of an I/O output pin (standard dependent)	See	e Table 3-9 on page	3-6	
P _{AC11}	Average contribution of a RAM block during a read operation	age contribution of a RAM block during a read operation 25.00			
P _{AC12}	Average contribution of a RAM block during a write operation	rage contribution of a RAM block during a write operation 30.00			
P _{AC13}	First contribution of a PLL	4.00			
P _{AC14}	Second contribution of a PLL		2.00		

Note: *For a different output load, drive strength, or slew rate, Actel recommends using the Actel power calculator or SmartPower in Actel Libero IDE software.

Power Calculation Methodology

The section below describes a simplified method to estimate power consumption of an application. For more accurate and detailed power estimations, use the SmartPower tool in the Libero IDE software.

The power calculation methodology described below uses the following variables:

- The number of PLLs as well as the number and the frequency of each output clock generated
- The number of combinatorial and sequential cells used in the design
- The internal clock frequencies
- The number and the standard of I/O pins used in the design
- The number of RAM blocks used in the design
- Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 3-11 on page 3-10
- Enable rates of output buffers—guidelines are provided for typical applications in Table 3-12 on page 3-10
- Read rate and write rate to the memory—guidelines are provided for typical applications in Table 3-12 on page 3-10. The calculation should be repeated for each clock domain defined in the design.

Methodology

Total Power Consumption—P_{TOTAL}

 $P_{TOTAL} = P_{STAT} + P_{DYN}$

P_{STAT} is the total static power consumption.

 P_{DYN} is the total dynamic power consumption.

Total Static Power Consumption—P_{STAT}

 $P_{STAT} = P_{DC1} + N_{INPUTS} * P_{DC2} + N_{OUTPUTS} * P_{DC3}$

N_{INPUTS} is the number of I/O input buffers used in the design.

N_{OUTPUTS} is the number of I/O output buffers used in the design.

Total Dynamic Power Consumption—PDYN

 $P_{DYN} = P_{CLOCK} + P_{S-CELL} + P_{C-CELL} + P_{NET} + P_{INPUTS} + P_{OUTPUTS} + P_{MEMORY} + P_{PLL} + P_{AC4}$

Global Clock Contribution—P_{CLOCK}

 $P_{CLOCK} = (P_{AC1} + N_{SPINE} * P_{AC2} + N_{ROW} * P_{AC3} + N_{S-CELL} * P_{AC4}) * F_{CLK}$

 N_{SPINE} is the number of global spines used in the user design—guidelines are provided in Table 3-11 on page 3-10. N_{ROW} is the number of VersaTile rows used in the design—guidelines are provided in Table 3-11 on page 3-10.

F_{CLK} is the global clock signal frequency.

 N_{S-CELL} is the number of VersaTiles used as sequential modules in the design.

 P_{AC1} , P_{AC2} , P_{AC3} , and P_{AC4} are device dependent.

Sequential Cells Contribution—P_{S-CELL}

 $P_{S-CELL} = N_{S-CELL} * (P_{AC5} + \alpha_1/2 * P_{AC6}) * F_{CLK}$

N_{S-CELL} is the number of VersaTiles used as sequential modules in the design. When a multi-tile sequential cell is used, it should be accounted for as 1.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-11 on page 3-10.

F_{CLK} is the global clock signal frequency.



Combinational Cells Contribution—P_{C-CELL}

 $P_{C-CELL} = N_{C-CELL} * \alpha_1/2 * P_{AC7} * F_{CLK}$

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 $lpha_{1}$ is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-11 on page 3-10.

F_{CLK} is the global clock signal frequency.

Routing Net Contribution—P_{NET}

 $P_{\text{NET}} = (N_{\text{S-CELL}} + N_{\text{C-CELL}}) * \alpha_1 / 2 * P_{\text{AC8}} * F_{\text{CLK}}$

 N_{S-CELL} is the number VersaTiles used as sequential modules in the design.

N_{C-CELL} is the number of VersaTiles used as combinatorial modules in the design.

 α_1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 3-11 on page 3-10.

F_{CLK} is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

 $\mathsf{P}_{\mathsf{INPUTS}} = \mathsf{N}_{\mathsf{INPUTS}} * \alpha_2/2 * \mathsf{P}_{\mathsf{AC9}} * \mathsf{F}_{\mathsf{CLK}}$

 $N_{\mbox{\scriptsize INPUTS}}$ is the number of I/O input buffers used in the design.

 $lpha_2$ is the I/O buffer toggle rate—guidelines are provided in Table 3-11 on page 3-10.

F_{CLK} is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

 $P_{OUTPUTS} = N_{OUTPUTS} * \alpha_2/2 * \beta_1 * P_{AC10} * F_{CLK}$

N_{OUTPUTS} is the number of I/O output buffers used in the design.

 $lpha_2$ is the I/O buffer toggle rate—guidelines are provided in Table 3-11 on page 3-10.

 β_1 is the I/O buffer enable rate—guidelines are provided in Table 3-12 on page 3-10.

F_{CLK} is the global clock signal frequency.

RAM Contribution—P_{MEMORY}

 $P_{MEMORY} = P_{AC11} * N_{BLOCKS} * F_{READ-CLOCK} * \beta_2 + P_{AC12} * N_{BLOCK} * F_{WRITE-CLOCK} * \beta_3$

N_{BLOCKS} is the number RAM blocks used in the design.

F_{READ-CLOCK} is the memory read clock frequency.

 β_2 is the RAM enable rate for read operations—guidelines are provided in Table 3-12 on page 3-10. F_{WRITE-CLOCK} is the memory write clock frequency.

 β_3 the RAM enable rate for write operations—guidelines are provided in Table 3-12 on page 3-10.

PLL/CCC contribution—PPLL

 $P_{PLL} = P_{AC13} * F_{CLKIN} + \Sigma P_{AC14} * F_{CLKOUT}$

F_{CLKIN} is the input clock frequency.

 F_{CLKOUT}^{1} is the output clock frequency.

^{1.} The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output clock in the formula output clock by adding its corresponding contribution ($P_{AC14} * F_{CLKOUT}$ product) to the total PLL contribution.

Guidelines

Toggle Rate Definition

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that this net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift-register is 100% as all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
 - Bit 0 (LSB) = 100%
 - Bit 1 = 50%

- Bit 2 = 25%
- ...
- Bit 7 (MSB) = 0.78125%
- The average toggle rate is = (100% + 50% + 25% + 12.5% + ... 0.78125%) / 8.

Enable Rate Definition

Output enable rate is the average percentage of time during which tristate outputs are enabled. When nontristate output buffers are used, the enable rate should be 100%.

Table 3-11 Toggle Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
α_1	Toggle rate of VersaTile outputs	10%
α ₂	VO buffer toggle rate	10%

Table 3-12 Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
β ₁	I/O output buffer enable rate	100%
β ₂	RAM enable rate for read operations	12.5%
β ₃	RAM enable rate for write operations	12.5%



User I/O Characteristics

Timing Model




Figure 3-2 • Timing Model Operating Conditions: –2 Speed, Commercial Temperature Range (T_J = 70°C), Worst-Case V_{CC} = 1.425 V




Figure 3-3 • Input Buffer Timing Model and Delays (example)







Figure 3-4 • Output Buffer Model and Delays (example)





Overview of I/O Performance

Summary of I/O DC Input and Output Levels – Default I/O Software Settings

Table 3-13 • Summary of Maximum and Minimum DC Input and Output Levels Applicable to Commercial and Industrial Conditions

	Drive	Slew		V _{IL}	V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{он}
I/O Standard	Strength	Rate	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	High	-0.3	0.8	2	3.6	0.4	2.4	12	12
2.5 V LVCMOS	12 mA	High	-0.3	0.7	1.7	3.6	0.7	1.7	12	12
1.8 V LVCMOS	12 mA	High	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	12	12
1.5 V LVCMOS	12 mA	High	-0.3	0.30 V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	12	12
3.3 V PCI		•		F	Per PCI Specific	ation				
3.3 V PCI-X				Pe	er PCI-X Specifi	cation				
3.3 V GTL	25 mA ²	High	-0.3	$V_{REF} - 0.05$	V _{REF} + 0.05	3.6	0.4	_	25	25
2.5 V GTL	25 mA ²	High	-0.3	V _{REF} - 0.05	V _{REF} + 0.05	3.6	0.4	_	25	25
3.3 V GTL+	35 mA	High	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.6	_	51	51
2.5 V GTL+	33 mA	High	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.6	_	40	40
HSTL (I)	8 mA	High	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCI} – 0.4	8	8
HSTL (II)	15 mA ²	High	-0.3	V _{REF} - 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCI} – 0.4	15	15
SSTL2 (I)	15 mA	High	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.54	V _{CCI} -0.62	15	15
SSTL2 (II)	18 mA	High	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.35	V _{CCI} – 0.43	18	18
SSTL3 (I)	14 mA	High	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.7	V _{CCI} – 1.1	14	14
SSTL3 (II)	21 mA	High	-0.3	V _{REF} - 0.2	V _{REF} + 0.2	3.6	0.5	V _{CCI} – 0.9	21	21

Notes:

1. Currents are measured at 85°C junction temperature.

2. Output drive strength is below JEDEC specification.

	Comm	ercial ¹	Indus	trial ²
	IIL	I _{IH}	Ι _{ΙL}	I _{IH}
DC I/O Standards	μA	μΑ	μA	μΑ
3.3 V LVTTL/3.3 V LVCMOS	10	10	15	15
2.5 V LVCMOS	10	10	15	15
1.8 V LVCMOS	10	10	15	15
1.5 V LVCMOS	10	10	15	15
3.3 V PCI	10	10	15	15
3.3 V PCI-X	10	10	15	15
3.3 V GTL	10	10	15	15
2.5 V GTL	10	10	15	15
3.3 V GTL+	10	10	15	15
2.5 V GTL+	10	10	15	15
HSTL (I)	10	10	15	15
HSTL (II)	10	10	15	15
SSTL2 (I)	10	10	15	15
SSTL2 (II)	10	10	15	15
SSTL3 (I)	10	10	15	15
SSTL3 (II)	10	10	15	15

Table 3-14 • Summary of Maximum and Minimum DC Input Levels Applicable to Commercial and Industrial Conditions

Notes:

1. Commercial range (0°C < T_J < 70°C)

2. Industrial range ($-40^{\circ}C < T_J < 85^{\circ}C$)

Summary of I/O Timing Characteristics – Default I/O Software Settings

Standard	Input Reference Voltage (V _{REF_TYP})	Board Termination Voltage (V _{TT_REF})	Measuring Trip Point (V _{trip})
3.3 V LVTTL/3.3 V LVCMOS	-	-	1.4 V
2.5 V LVCMOS	-	_	1.2 V
1.8 V LVCMOS	-	_	0.90 V
1.5 V LVCMOS	-	-	0.75 V
3.3 V PCI	-	-	0.285 * V _{CCI} (RR) 0.615 * V _{CCI} (FF))
3.3 V PCI-X	-	_	0.285 * V _{CCI} (RR) 0.615 * V _{CCI} (FF)
3.3 V GTL	0.8 V	1.2 V	V _{REF}
2.5 V GTL	0.8 V	1.2 V	V _{REF}
3.3 V GTL+	1.0 V	1.5 V	V _{REF}
2.5 V GTL+	1.0 V	1.5 V	V _{REF}
HSTL (I)	0.75 V	0.75 V	V _{REF}
HSTL (II)	0.75 V	0.75 V	V _{REF}
SSTL2 (I)	1.25 V	1.25 V	V _{REF}
SSTL2 (II)	1.25 V	1.25 V	V _{REF}
SSTL3 (I)	1.5 V	1.485 V	V _{REF}
SSTL3 (II)	1.5 V	1.485 V	V _{REF}
LVDS	-	-	Cross point
LVPECL	-	-	Cross point

Table 3-15 Summary of AC Measuring Points

Table 3-16 • I/O AC Parameter Definitions

Parameter	Definition
t _{DP}	Data to Pad delay through the Output Buffer
t _{PY}	Pad to Data delay through the Input Buffer with Schmitt Trigger disabled
t _{DOUT}	Data to Output Buffer delay through the I/O interface
t _{EOUT}	Enable to Output Buffer Tristate Control delay through the I/O interface
t _{DIN}	Input Buffer to Data delay through the I/O interface
t _{PYS}	Pad to Data delay through the Input Buffer with Schmitt Trigger enabled
t _{HZ}	Enable to Pad delay through the Output Buffer—high to Z
t _{ZH}	Enable to Pad delay through the Output Buffer—Z to high
t _{LZ}	Enable to Pad delay through the Output Buffer—low to Z
t _{ZL}	Enable to Pad delay through the Output Buffer—Z to low
t _{ZHS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to high
t _{ZLS}	Enable to Pad delay through the Output Buffer with delayed enable—Z to low

	-z speed Gra	,					·] ·									u .	
I/O Standard	Drive Strength (mA)	Slew Rate	Capacitive Load (pF)	External Resistor (Ohm)	teour	t _{DP}	t _{DIN}	t _{PY}	tpys	teour	t _{zı}	t _{zн}	t _{LZ}	t _{HZ}	t _{zus}	t _{zHs}	Units
3.3 V LVTTL / 3.3 V LVCMOS	12 mA	High	35	_	0.49	2.74	0.03	0.90		0.32	2.79	2.14	2.45	2.70	4.46	3.81	ns
2.5 V LVCMOS	12 mA	High	35	-	0.49	2.80	0.03	1.13	1.24	0.32	2.85	2.61	2.51	2.61	4.52	4.28	ns
1.8 V LVCMOS	12 mA	High	35	-	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98	ns
1.5 V LVCMOS	12 mA	High	35	-	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns
3.3 V PCI	Per PCI spec	High	10	25 ²	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns
3.3 V PCI-X	Per PCI-X spec	High	10	25 ²	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns
3.3 V GTL	25 mA	High	10	25	0.45	1.55	0.03	2.19	-	0.32	1.52	1.55	-	_	3.19	3.22	ns
2.5 V GTL	25 mA	High	10	25	0.45	1.59	0.03	1.83	-	0.32	1.61	1.59	-	—	3.28	3.26	ns
3.3 V GTL+	35 mA	High	10	25	0.45	1.53	0.03	1.19	-	0.32	1.56	1.53	-	—	3.23	3.20	ns
2.5 V GTL+	33 mA	High	10	25	0.45	1.65	0.03	1.13	-	0.32	1.68	1.57	-	_	3.35	3.24	ns
HSTL (I)	8 mA	High	20	50	0.49	2.37	0.03	1.59	_	0.32	2.42	2.35	-	-	4.09	4.02	ns
HSTL (II)	15 mA	High	20	25	0.49	2.26	0.03	1.59	_	0.32	2.30	2.03	-	-	3.97	3.70	ns
SSTL2 (I)	15 mA	High	30	50	0.49	1.59	0.03	1.00	-	0.32	1.62	1.38	-	_	3.29	3.05	ns
SSTL2 (II)	18 mA	High	30	25	0.49	1.62	0.03	1.00	-	0.32	1.65	1.32	-	-	3.32	2.99	ns
SSTL3 (I)	14 mA	High	30	50	0.49	1.72	0.03	0.93	_	0.32	1.75	1.37	_	_	3.42	3.04	ns
SSTL3 (II)	21 mA	High	30	25	0.49	1.54	0.03	0.93	_	0.32	1.57	1.25	_	_	3.24	2.92	ns
lvds/blvds/ M-lvds	24 mA	High	-	-	0.49	1.57	0.03	1.36	_	-	-	-	-	-	-	-	ns
LVPECL	24 mA	High	-	-	0.49	1.60	0.03	1.22	-	—	-	_	—	-	_	-	ns

Table 3-17 • Summary of I/O Timing Characteristics – Software Default Settings –2 Speed Grade, Commercial-Case Conditions: T_J = 70°C, Worst-Case V_{CC} = 1.425 V, Worst-Case V_{CCI} = 3.0 V

Notes:

1. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 3-10 on page 3-35 for connectivity. This resistor is not required during normal operation.



Detailed I/O DC Characteristics

Table 3-18 Input Capacitance

Symbol	Definition	Conditions	Min.	Max.	Units
C _{IN}	Input capacitance	V _{IN} = 0, f = 1.0 MHz		8	pF
C _{INCLK}	Input capacitance on the clock pin	V _{IN} = 0, f = 1.0 MHz		8	pF

Table 3-19 • I/O Output Buffer Maximum Resistances¹

		R _{PULL-DOWN}	R _{PULL-UP}
Standard	Drive Strength	(Ω) ²	(Ω) ³
3.3 V LVTTL / 3.3 V LVCMOS	4 mA	100	300
	8 mA	50	150
	12 mA	25	75
	16 mA	17	50
	24 mA	11	33
2.5 V LVCMOS	4 mA	100	200
	8 mA	50	100
	12 mA	25	50
	16 mA	20	40
	24 mA	11	22
1.8 V LVCMOS	2 mA	200	225
	4 mA	100	112
	6 mA	50	56
	8 mA	50	56
	12 mA	20	22
	16 mA	50 25 17 11 100 50 25 20 11 20 11 200 100 50 50 50	22
1.5 V LVCMOS	2 mA	200	224
	4 mA	100	112
	6 mA	67	75
	8 mA	33	37
	12 mA	33	37
3.3 V PCI/PCI-X	Per PCI/PCI-X specification	25	75
3.3 V GTL	25 mA	11	_
2.5 V GTL	25 mA	14	_
3.3 V GTL+	35 mA	12	_
2.5 V GTL+	33 mA	15	_
HSTL (I)	8 mA	50	50

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on V_{CCI}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Actel website at http://www.actel.com/techdocs/models/ibis.html.

2. R_(PULL-DOWN-MAX) = (V_{OLspec}) / I_{OLspec}

3. R_(PULL-UP-MAX) = (V_{CCImax} - V_{OHspec}) / I_{OHspec}

Table 3-19 •	I/O Output Buffer Maximum Resistances ¹	(Continued)
--------------	--	-------------

		R _{PULL-DOWN}	R _{PULL-UP}
Standard	Drive Strength	(Ω) ²	(Ω) ³
HSTL (II)	15 mA	25	25
SSTL2 (I)	15 mA	27	31
SSTL2 (II)	18 mA	13	15
SSTL3 (I)	14 mA	44	69
SSTL3 (II)	21 mA	18	32

Notes:

1. These maximum values are provided for informational reasons only. Minimum output buffer resistance values depend on V_{CCI}, drive strength selection, temperature, and process. For board design considerations and detailed output buffer resistances, use the corresponding IBIS models located on the Actel website at http://www.actel.com/techdocs/models/ibis.html.

2. $R_{(PULL-DOWN-MAX)} = (V_{OLspec}) / I_{OLspec}$

3. R_(PULL-UP-MAX) = (V_{CCImax} - V_{OHspec}) / I_{OHspec}

Table 3-20 • I/O Weak Pull-Up/Pull-Down Resistances

Minimum and Maximum Weak Pull-Up/Pull-Down Resistance Values

	R(_{(WEAK}	1 PULL-UP) Ω)	R _(WEAK PULL-DOWN) ² (Ω)		
v _{cci}	Min.	Max.	Min.	Max.	
3.3 V	10 k	45 k	10 k	45 k	
2.5 V	11 k	55 k	12 k	74 k	
1.8 V	18 k	70 k	17 k	110 k	
1.5 V	19 k	90 k	19 k	140 k	

Notes:

1. R_(WEAK PULL-DOWN-MAX) = (V_{OLspec}) / I_{WEAK PULL-DOWN-MIN}

2. R_(WEAK PULL-UP-MAX) = (V_{CCImax} - V_{OHspec}) / I_{WEAK PULL-UP-MIN}



Table 3-21 • I/O Short Currents I_{OSH}/I_{OSL}

	Drive Strength	l _{OSH} (mA)*	I _{OSL} (mA)*
3.3 V LVTTL / 3.3 V LVCMOS	4 mA	25	27
	8 mA	51	54
	12 mA	103	109
	16 mA	132	127
	24 mA	268	181
2.5 V LVCMOS	4 mA	16	18
	8 mA	32	37
	12 mA	65	74
	16 mA	83	87
	24 mA	169	124
1.8 V LVCMOS	2 mA	9	11
	4 mA	17	22
	6 mA	35	44
	8 mA	45	51
	12 mA	91	74
	16 mA	91	74
1.5 V LVCMOS	2 mA	13	16
-	4 mA	25	33
-	6 mA	32	39
-	8 mA	66	55
Ē	12 mA	66	55

Note: **T*_J = 100°C

The length of time an I/O can withstand I_{OSH}/I_{OSL} events depends on the junction temperature. The reliability data below is based on a 3.3 V, 36 mA I/O setting, which is the worst case for this type of analysis.

For example, at 110°C, the short current condition would have to be sustained for more than three months to cause a reliability concern. The I/O design does not contain any short circuit protection, but such protection would only be needed in extremely prolonged stress conditions.

Table 3-22 • Short Current Event Duration Before Failure

Temperature	Time Before Failure
–40°C	> 20 years
0°C	> 20 years
25°C	> 20 years
70°C	5 years
85°C	2 years
100°C	6 months
110°C	3 months

Table 3-23Schmitt Trigger Input HysteresisHysteresis Voltage Value (Typ) for Schmitt Mode Input Buffers

Input Buffer Configuration	Hysteresis Value (Typ)
3.3 V LVTTL/LVCMOS / PCI / PCI-X (Schmitt trigger mode)	240 mV
2.5 V LVCMOS (Schmitt trigger mode)	140 mV
1.8 V LVCMOS (Schmitt trigger mode)	80 mV
1.5 V LVCMOS (Schmitt trigger mode)	60 mV

Table 3-24 • I/O Input Rise Time, Fall Time, and Related I/O Reliability¹

Input Buffer	Input Rise/Fall Time (Min.)	Input Rise/Fall Time (Max.)	Reliability
LVTTL/LVCMOS (Schmitt trigger disabled)	No requirement	10 ns ²	20 years (110°C)
LVTTL/LVCMOS (Schmitt trigger enabled)		No requirement, but input noise voltage cannot exceed schmitt hysteresis	20 years (110°C)
HSTL/SSTL/GTL	No requirement	10 ns ²	10 years (100°C)
LVDS/BLVDS/M-LVDS/LVPECL	No requirement	10 ns ²	10 years (100°C)

Note: The maximum input rise/fall time is related to the noise induced into the input buffer trace. If the noise is low, then the rise time and fall time of input buffers, when Schmitt trigger is disabled, can be increased beyond the maximum value. The longer the rise/fall times, the more susceptible the input signal is to the board noise. Actel recommends signal integrity evaluation/characterization of the system to ensure that there is no excessive noise coupling into input signals.

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor-Transistor Logic is a general purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer. 3.3 V LVCMOS standard is supported as part of the 3.3 V LVTTL support.

3.3 V LVTTL / 3.3 V LVCMOS	V _{IL}	-	v	ІН	V _{OL}	V _{OH}	I _{OL}	I _{ОН}	I _{OSL}	I _{OSH}	IL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μ Α²	μ Α²
4 mA	-0.3	0.8	2	3.6	0.4	2.4	4	4	27	25	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	54	51	10	10
12 mA	-0.3	0.8	2	3.6	0.4	2.4	12	12	109	103	10	10
16 mA	-0.3	0.8	2	3.6	0.4	2.4	16	16	127	132	10	10
24 mA	-0.3	0.8	2	3.6	0.4	2.4	24	24	181	268	10	10

Table 3-25 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.




Figure 3-6 • AC Loading

Table 3-26 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	C _{LOAD} (pF)
0	3.3	1.4	-	35

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-27 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst Case V<sub>CC</sub> = 1.425 V, Worst Case V<sub>CCI</sub> = 3.0 V
```

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{zLS}	t _{zHS}	Units
4 m A	–F	0.79	13.22	0.05	1.44	1.88	0.51	13.47	10.87	3.23	2.93	16.16	13.56	ns
ľ	Std.	0.66	11.01	0.04	1.20	1.57	0.43	11.21	9.05	2.69	2.44	13.45	11.29	ns
-	-1	0.56	9.36	0.04	1.02	1.33	0.36	9.54	7.70	2.29	2.08	11.44	9.60	ns
	-2	0.49	8.22	0.03	0.90	1.17	0.32	8.37	6.76	2.01	1.82	10.04	8.43	ns
8 m A	–F	0.79	9.45	0.05	1.44	1.88	0.51	9.62	7.74	3.65	3.68	12.31	10.42	ns
-	Std.	0.66	7.86	0.04	1.20	1.57	0.43	8.01	6.44	3.04	3.06	10.24	8.68	ns
-	-1	0.56	6.69	0.04	1.02	1.33	0.36	6.81	5.48	2.58	2.61	8.71	7.38	ns
-	-2	0.49	5.87	0.03	0.90	1.17	0.32	5.98	4.81	2.27	2.29	7.65	6.48	ns
12 mA	–F	0.79	7.24	0.05	1.44	1.88	0.51	7.37	6.03	3.93	4.17	10.06	8.72	ns
	Std.	0.66	6.03	0.04	1.20	1.57	0.43	6.14	5.02	3.28	3.47	8.37	7.26	ns
	-1	0.56	5.13	0.04	1.02	1.33	0.36	5.22	4.27	2.79	2.95	7.12	6.17	ns
	-2	0.49	4.50	0.03	0.90	1.17	0.32	4.58	3.75	2.45	2.59	6.25	5.42	ns
16 mA	–F	0.79	6.75	0.05	1.44	1.88	0.51	6.87	5.68	3.99	4.30	9.56	8.36	ns
	Std.	0.66	5.62	0.04	1.20	1.57	0.43	5.72	4.72	3.32	3.58	7.96	6.96	ns
	-1	0.56	4.78	0.04	1.02	1.33	0.36	4.87	4.02	2.83	3.04	6.77	5.92	ns
	-2	0.49	4.20	0.03	0.90	1.17	0.32	4.27	3.53	2.48	2.67	5.94	5.20	ns
24 mA	–F	0.79	6.30	0.05	1.44	1.88	0.51	6.42	5.64	4.07	4.76	9.10	8.32	ns
	Std.	0.66	5.24	0.04	1.20	1.57	0.43	5.34	4.69	3.39	3.96	7.58	6.93	ns
	-1	0.56	4.46	0.04	1.02	1.33	0.36	4.54	3.99	2.88	3.37	6.44	5.89	ns
	-2	0.49	3.92	0.03	0.90	1.17	0.32	3.99	3.50	2.53	2.96	5.66	5.17	ns



Drive Strength	Speed													
(mA)	Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
4 mA	–F	0.79	9.47	0.05	1.44	1.88	0.51	9.64	8.05	3.23	3.11	12.33	10.74	ns
	Std.	0.66	7.88	0.04	1.20	1.57	0.43	8.03	6.70	2.69	2.59	10.26	8.94	ns
	-1	0.56	6.71	0.04	1.02	1.33	0.36	6.83	5.70	2.29	2.20	8.73	7.60	ns
	-2	0.49	5.89	0.03	0.90	1.17	0.32	6.00	5.01	2.01	1.93	7.67	6.67	ns
8 mA	–F	0.79	6.10	0.05	1.44	1.88	0.51	6.21	4.98	3.66	3.86	8.90	7.66	ns
	Std.	0.66	5.08	0.04	1.20	1.57	0.43	5.17	4.14	3.05	3.21	7.41	6.38	ns
	-1	0.56	4.32	0.04	1.02	1.33	0.36	4.40	3.52	2.59	2.73	6.30	5.43	ns
	-2	0.49	3.79	0.03	0.90	1.17	0.32	3.86	3.09	2.28	2.40	5.53	4.76	ns
12 mA	–F	0.79	4.41	0.05	1.44	1.88	0.51	4.49	3.45	3.93	4.34	7.17	6.13	ns
	Std.	0.66	3.67	0.04	1.20	1.57	0.43	3.74	2.87	3.28	3.61	5.97	5.11	ns
	-1	0.56	3.12	0.04	1.02	1.33	0.36	3.18	2.44	2.79	3.07	5.08	4.34	ns
	-2	0.49	2.74	0.03	0.90	1.17	0.32	2.79	2.14	2.45	2.70	4.46	3.81	ns
16 mA	–F	0.79	4.16	0.05	1.44	1.88	0.51	4.24	3.13	4.00	4.47	6.92	5.82	ns
	Std.	0.66	3.46	0.04	1.20	1.57	0.43	3.53	2.61	3.33	3.72	5.76	4.84	ns
	-1	0.56	2.95	0.04	1.02	1.33	0.36	3.00	2.22	2.83	3.17	4.90	4.12	ns
	-2	0.49	2.59	0.03	0.90	1.17	0.32	2.63	1.95	2.49	2.78	4.30	3.62	ns
24 mA	–F	0.79	3.85	0.05	1.44	1.88	0.51	3.92	2.59	4.07	4.96	6.61	5.28	ns
	Std.	0.66	3.21	0.04	1.20	1.57	0.43	3.27	2.16	3.39	4.13	5.50	4.39	ns
	-1	0.56	2.73	0.04	1.02	1.33	0.36	2.78	1.83	2.88	3.51	4.68	3.74	ns
	-2	0.49	2.39	0.03	0.90	1.17	0.32	2.44	1.61	2.53	3.08	4.11	3.28	ns

Table 3-283.3 V LVTTL / 3.3 V LVCMOS High Slew
Commercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V

Notes:

1. Software default selection highlighted in gray.

2.5 V LVCMOS

Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 2.5 V applications. It uses a 5-V-tolerant input buffer and push-pull output buffer.

2.5 V LVCMOS	v	/IL	v	ін	V _{OL}	V _{OH}	I _{OL}	I _{ОН}	I _{OSL}	I _{OSH}	IIL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μ Α²	μ Α²
4 mA	-0.3	0.7	1.7	3.6	0.7	1.7	4	4	18	16	10	10
8 mA	-0.3	0.7	1.7	3.6	0.7	1.7	8	8	37	32	10	10
12 mA	-0.3	0.7	1.7	3.6	0.7	1.7	12	12	74	65	10	10
16 mA	-0.3	0.7	1.7	3.6	0.7	1.7	16	16	87	83	10	10
24 mA	-0.3	0.7	1.7	3.6	0.7	1.7	24	24	124	169	10	10

Table 3-29 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.




Figure 3-7 • AC Loading

Table 3-30 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	C _{LOAD} (pF)
0	2.5	1.2	-	35

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.



Timing Characteristics

Table 3-31**2.5 V LVCMOS Low Slew**

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 2.3$ V

Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
4 mA	–F	0.79	14.42	0.05	1.82	1.99	0.51	14.69	13.95	3.26	2.64	17.37	16.63	ns
	Std.	0.66	12.00	0.04	1.51	1.66	0.43	12.23	11.61	2.72	2.20	14.46	13.85	ns
	-1	0.56	10.21	0.04	1.29	1.41	0.36	10.40	9.88	2.31	1.87	12.30	11.78	ns
	-2	0.49	8.96	0.03	1.13	1.24	0.32	9.13	8.67	2.03	1.64	10.80	10.34	ns
8 mA	–F	0.79	10.49	0.05	1.82	1.99	0.51	10.68	9.62	3.73	3.52	13.37	12.31	ns
	Std.	0.66	8.73	0.04	1.51	1.66	0.43	8.89	8.01	3.10	2.93	11.13	10.25	ns
	-1	0.56	7.43	0.04	1.29	1.41	0.36	7.57	6.82	2.64	2.49	9.47	8.72	ns
	-2	0.49	6.52	0.03	1.13	1.24	0.32	6.64	5.98	2.32	2.19	8.31	7.65	ns
12 mA	–F	0.79	8.14	0.05	1.82	1.99	0.51	8.29	7.34	4.04	4.08	10.97	10.02	ns
	Std.	0.66	6.77	0.04	1.51	1.66	0.43	6.90	6.11	3.37	3.39	9.14	8.34	ns
	-1	0.56	5.76	0.04	1.29	1.41	0.36	5.87	5.20	2.86	2.89	7.77	7.10	ns
	-2	0.49	5.06	0.03	1.13	1.24	0.32	5.15	4.56	2.51	2.53	6.82	6.23	ns
16 mA	–F	0.79	7.58	0.05	1.82	1.99	0.51	7.72	6.88	4.11	4.23	10.40	9.57	ns
	Std.	0.66	6.31	0.04	1.51	1.66	0.43	6.42	5.73	3.42	3.52	8.66	7.96	ns
	-1	0.56	5.37	0.04	1.29	1.41	0.36	5.46	4.87	2.91	3.00	7.37	6.77	ns
	-2	0.49	4.71	0.03	1.13	1.24	0.32	4.80	4.28	2.56	2.63	6.47	5.95	ns
24 mA	–F	0.79	7.13	0.05	1.82	1.99	0.51	7.26	6.85	4.20	4.80	9.94	9.54	ns
	Std.	0.66	5.93	0.04	1.51	1.66	0.43	6.04	5.70	3.49	4.00	8.28	7.94	ns
	-1	0.56	5.05	0.04	1.29	1.41	0.36	5.14	4.85	2.97	3.40	7.04	6.75	ns
	-2	0.49	4.43	0.03	1.13	1.24	0.32	4.51	4.26	2.61	2.99	6.18	5.93	ns

Table 3-32 • 2.5 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 2.3 V

Drive Strength (mA)	Speed Grade	t	t _{DP}	*	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t	t _{LZ}	t	t	t _{zHS}	Units
. ,		t _{DOUT}		t _{DIN}					t _{zH}		t _{HZ}	t _{ZLS}		
4 mA	–F	0.79	10.59	0.05	1.82	1.99	0.51	9.77	10.59	3.26	2.75	12.45	13.28	ns
	Std.	0.66	8.82	0.04	1.51	1.66	0.43	8.13	8.82	2.72	2.29	10.37	11.05	ns
	-1	0.56	7.50	0.04	1.29	1.41	0.36	6.92	7.50	2.31	1.95	8.82	9.40	ns
	-2	0.49	6.58	0.03	1.13	1.24	0.32	6.07	6.58	2.03	1.71	7.74	8.25	ns
8 mA	–F	0.79	6.33	0.05	1.82	1.99	0.51	6.33	6.33	3.73	3.64	9.02	9.02	ns
	Std.	0.66	5.27	0.04	1.51	1.66	0.43	5.27	5.27	3.10	3.03	7.50	7.51	ns
	-1	0.56	4.48	0.04	1.29	1.41	0.36	4.48	4.48	2.64	2.58	6.38	6.38	ns
	-2	0.49	3.94	0.03	1.13	1.24	0.32	3.93	3.94	2.32	2.26	5.60	5.61	ns
12 mA	-F	0.79	4.50	0.05	1.82	1.99	0.51	4.58	4.19	4.04	4.20	7.27	6.88	ns
	Std.	0.66	3.74	0.04	1.51	1.66	0.43	3.81	3.49	3.37	3.49	6.05	5.73	ns
	-1	0.56	3.18	0.04	1.29	1.41	0.36	3.24	2.97	2.86	2.97	5.15	4.87	ns
	-2	0.49	2.80	0.03	1.13	1.24	0.32	2.85	2.61	2.51	2.61	4.52	4.28	ns
16 mA	–F	0.79	4.24	0.05	1.82	1.99	0.51	4.32	3.75	4.11	4.35	7.00	6.43	ns
	Std.	0.66	3.53	0.04	1.51	1.66	0.43	3.59	3.12	3.42	3.62	5.83	5.35	ns
	-1	0.56	3.00	0.04	1.29	1.41	0.36	3.06	2.65	2.91	3.08	4.96	4.55	ns
	-2	0.49	2.63	0.03	1.13	1.24	0.32	2.68	2.33	2.56	2.71	4.35	4.00	ns
24 mA	–F	0.79	3.92	0.05	1.82	1.99	0.51	3.99	2.98	4.20	4.93	6.68	5.67	ns
	Std.	0.66	3.26	0.04	1.51	1.66	0.43	3.32	2.48	3.49	4.11	5.56	4.72	ns
	-1	0.56	2.77	0.04	1.29	1.41	0.36	2.83	2.11	2.97	3.49	4.73	4.01	ns
	-2	0.49	2.44	0.03	1.13	1.24	0.32	2.48	1.85	2.61	3.07	4.15	3.52	ns

Notes:

1. Software default selection highlighted in gray.

1.8 V LVCMOS

Low-Voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 1.8 V applications. It uses 1.8 V input buffer and push-pull output buffer.

1.8 V LVCMOS		V _{IL}	VIH	I	V _{OL}	V _{OH}	I _{OL}	I _{ОН}	I _{OSL}	I _{OSH}	I	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μ Α 2	μ Α²
2 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	2	2	11	9	10	10
4 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	4	4	22	17	10	10
6 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	6	6	44	35	10	10
8 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	8	8	51	45	10	10
12 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	12	12	74	91	10	10
16 mA	-0.3	0.35 * V _{CCI}	0.65 * V _{CCI}	3.6	0.45	V _{CCI} -0.45	16	16	74	91	10	10

Table 3-33 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.




Figure 3-8 • AC Loading

Table 3-34 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	C _{LOAD} (pF)
0	1.8	0.9	_	35

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-35**1.8 V LVCMOS Low Slew**

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 1.7 V

Drive Strength	Speed													
(mA)	Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	–F	0.79	19.03	0.05	1.74	2.29	0.51	18.80	19.03	3.34	1.90	21.49	21.71	ns
	Std.	0.66	15.84	0.04	1.45	1.91	0.43	15.65	15.84	2.78	1.58	17.89	18.07	ns
	-1	0.56	13.47	0.04	1.23	1.62	0.36	13.31	13.47	2.37	1.35	15.22	15.37	ns
	-2	0.49	11.83	0.03	1.08	1.42	0.32	11.69	11.83	2.08	1.18	13.36	13.50	ns
4 mA	–F	0.79	13.68	0.05	1.74	2.29	0.51	13.94	12.92	3.91	3.33	16.62	15.61	ns
	Std.	0.66	11.39	0.04	1.45	1.91	0.43	11.60	10.76	3.26	2.77	13.84	12.99	ns
	-1	0.56	9.69	0.04	1.23	1.62	0.36	9.87	9.15	2.77	2.36	11.77	11.05	ns
	-2	0.49	8.51	0.03	1.08	1.42	0.32	8.66	8.03	2.43	2.07	10.33	9.70	ns
6 mA	–F	0.79	10.78	0.05	1.74	2.29	0.51	10.98	9.73	4.29	4.03	13.66	12.41	ns
	Std.	0.66	8.97	0.04	1.45	1.91	0.43	9.14	8.10	3.57	3.36	11.37	10.33	ns
	-1	0.56	7.63	0.04	1.23	1.62	0.36	7.77	6.89	3.04	2.86	9.67	8.79	ns
	-2	0.49	6.70	0.03	1.08	1.42	0.32	6.82	6.05	2.66	2.51	8.49	7.72	ns
8 mA	–F	0.79	10.03	0.05	1.74	2.29	0.51	10.22	9.11	4.37	4.23	12.90	11.80	ns
	Std.	0.66	8.35	0.04	1.45	1.91	0.43	8.50	7.59	3.64	3.52	10.74	9.82	ns
	-1	0.56	7.10	0.04	1.23	1.62	0.36	7.23	6.45	3.10	3.00	9.14	8.35	ns
	-2	0.49	6.24	0.03	1.08	1.42	0.32	6.35	5.66	2.72	2.63	8.02	7.33	ns
12 mA	–F	0.79	9.54	0.05	1.74	2.29	0.51	9.72	9.08	4.50	4.93	12.40	11.77	ns
	Std.	0.66	7.94	0.04	1.45	1.91	0.43	8.09	7.56	3.74	4.11	10.32	9.80	ns
	-1	0.56	6.75	0.04	1.23	1.62	0.36	6.88	6.43	3.18	3.49	8.78	8.33	ns
	-2	0.49	5.93	0.03	1.08	1.42	0.32	6.04	5.65	2.79	3.07	7.71	7.32	ns
16 mA	–F	0.79	9.54	0.05	1.74	2.29	0.51	9.72	9.08	4.50	4.93	12.40	11.77	ns
	Std.	0.66	7.94	0.04	1.45	1.91	0.43	8.09	7.56	3.74	4.11	10.32	9.80	ns
	-1	0.56	6.75	0.04	1.23	1.62	0.36	6.88	6.43	3.18	3.49	8.78	8.33	ns
	-2	0.49	5.93	0.03	1.08	1.42	0.32	6.04	5.65	2.79	3.07	7.71	7.32	ns
		1												



Drive Strength (mA)	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
2 mA	–F	0.79	14.54	0.05	1.74	2.29	0.51	11.52	14.54	3.34	1.97	14.21	17.23	ns
	Std.	0.66	12.10	0.04	1.45	1.91	0.43	9.59	12.10	2.78	1.64	11.83	14.34	ns
	-1	0.56	10.30	0.04	1.23	1.62	0.36	8.16	10.30	2.37	1.39	10.06	12.20	ns
	-2	0.49	9.04	0.03	1.08	1.42	0.32	7.16	9.04	2.08	1.22	8.83	10.71	ns
4 mA	–F	0.79	8.47	0.05	1.74	2.29	0.51	7.45	8.47	3.90	3.44	10.14	11.16	ns
	Std.	0.66	7.05	0.04	1.45	1.91	0.43	6.20	7.05	3.25	2.86	8.44	9.29	ns
	-1	0.56	6.00	0.04	1.23	1.62	0.36	5.28	6.00	2.76	2.44	7.18	7.90	ns
	-2	0.49	5.27	0.03	1.08	1.42	0.32	4.63	5.27	2.43	2.14	6.30	6.94	ns
6 mA	-F	0.79	5.43	0.05	1.74	2.29	0.51	5.36	5.43	4.29	4.17	8.05	8.12	ns
	Std.	0.66	4.52	0.04	1.45	1.91	0.43	4.47	4.52	3.57	3.47	6.70	6.76	ns
	-1	0.56	3.85	0.04	1.23	1.62	0.36	3.80	3.85	3.04	2.95	5.70	5.75	ns
	-2	0.49	3.38	0.03	1.08	1.42	0.32	3.33	3.38	2.66	2.59	5.00	5.05	ns
8 mA	–F	0.79	4.95	0.05	1.74	2.29	0.51	5.04	4.80	4.36	4.35	7.73	7.48	ns
	Std.	0.66	4.12	0.04	1.45	1.91	0.43	4.20	3.99	3.63	3.62	6.43	6.23	ns
	-1	0.56	3.51	0.04	1.23	1.62	0.36	3.57	3.40	3.09	3.08	5.47	5.30	ns
	-2	0.49	3.08	0.03	1.08	1.42	0.32	3.14	2.98	2.71	2.71	4.81	4.65	ns
12 mA	-F	0.79	4.56	0.05	1.74	2.29	0.51	4.64	3.71	4.48	5.09	7.33	6.40	ns
	Std.	0.66	3.80	0.04	1.45	1.91	0.43	3.87	3.09	3.73	4.24	6.10	5.32	ns
	-1	0.56	3.23	0.04	1.23	1.62	0.36	3.29	2.63	3.18	3.60	5.19	4.53	ns
	-2	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98	ns
16 mA	-F	0.79	4.56	0.05	1.74	2.29	0.51	4.64	3.71	4.48	5.09	7.33	6.40	ns
	Std.	0.66	3.80	0.04	1.45	1.91	0.43	3.87	3.09	3.73	4.24	6.10	5.32	ns
	-1	0.56	3.23	0.04	1.23	1.62	0.36	3.29	2.63	3.18	3.60	5.19	4.53	ns
	-2	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98	ns

Table 3-36 • 1.8 V LVCMOS High Slew

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 1.7$ V

Notes:

1. Software default selection highlighted in gray.

1.5 V LVCMOS (JESD8-11)

Low-voltage CMOS for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 1.5 V applications. It uses 1.5 V input buffer and push-pull output buffer.

1.5 V LVCMOS		V _{IL}	VII	1	V _{OL}	V _{OH}	I _{OL}	I _{ОН}	I _{OSL}	I _{OSH}	IIL	IIH
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μ Α²	μ Α²
2 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	2	2	16	13	10	10
4 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	4	4	33	25	10	10
6 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	6	6	39	32	10	10
8 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	8	8	55	66	10	10
12 mA	-0.3	0.30 * V _{CCI}	0.7 * V _{CCI}	3.6	0.25 * V _{CCI}	0.75 * V _{CCI}	12	12	55	66	10	10

Table 3-37 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Software default selection highlighted in gray.




Figure 3-9 • AC Loading

Table 3-38 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	C _{LOAD} (pF)
0	1.5	0.75	_	35

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.



Timing Characteristics

Table 3-39**1.5 V LVCMOS Low Slew**

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 1.4$ V

Drive strength	Speed													
(mA)	grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	–F	0.79	16.95	0.05	2.04	2.58	0.51	17.26	15.78	4.09	3.22	19.95	18.47	ns
	Std.	0.66	14.11	0.04	1.70	2.14	0.43	14.37	13.14	3.40	2.68	16.61	15.37	ns
	-1	0.56	12.00	0.04	1.44	1.82	0.36	12.22	11.17	2.90	2.28	14.13	13.08	ns
	-2	0.49	10.54	0.03	1.27	1.60	0.32	10.73	9.81	2.54	2.00	12.40	11.48	ns
4 mA	–F	0.79	13.49	0.05	2.04	2.58	0.51	13.74	11.85	4.53	4.03	16.43	14.54	ns
	Std.	0.66	11.23	0.04	1.70	2.14	0.43	11.44	9.87	3.77	3.36	13.68	12.10	ns
	-1	0.56	9.55	0.04	1.44	1.82	0.36	9.73	8.39	3.21	2.86	11.63	10.29	ns
	-2	0.49	8.39	0.03	1.27	1.60	0.32	8.54	7.37	2.81	2.51	10.21	9.04	ns
6 mA	–F	0.79	12.56	0.05	2.04	2.58	0.51	12.79	11.10	4.62	4.26	15.48	13.79	ns
	Std.	0.66	10.45	0.04	1.70	2.14	0.43	10.65	9.24	3.84	3.55	12.88	11.48	ns
	-1	0.56	8.89	0.04	1.44	1.82	0.36	9.06	7.86	3.27	3.02	10.96	9.76	ns
	-2	0.49	7.81	0.03	1.27	1.60	0.32	7.95	6.90	2.87	2.65	9.62	8.57	ns
8 mA	–F	0.79	12.04	0.05	2.04	2.58	0.51	12.26	11.09	4.77	5.07	14.94	13.77	ns
	Std.	0.66	10.02	0.04	1.70	2.14	0.43	10.20	9.23	3.97	4.22	12.44	11.47	ns
	-1	0.56	8.52	0.04	1.44	1.82	0.36	8.68	7.85	3.38	3.59	10.58	9.75	ns
	-2	0.49	7.48	0.03	1.27	1.60	0.32	7.62	6.89	2.97	3.15	9.29	8.56	ns
12 mA	–F	0.79	12.04	0.05	2.04	2.58	0.51	12.26	11.09	4.77	5.07	14.94	13.77	ns
	Std.	0.66	10.02	0.04	1.70	2.14	0.43	10.20	9.23	3.97	4.22	12.44	11.47	ns
	-1	0.56	8.52	0.04	1.44	1.82	0.36	8.68	7.85	3.38	3.59	10.58	9.75	ns
	-2	0.49	7.48	0.03	1.27	1.60	0.32	7.62	6.89	2.97	3.15	9.29	8.56	ns

Table 3-40 • 1.5 V LVCMOS High Slew

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 1.4$ V

Drive strength (mA)	Speed grade	t _{DOU} т	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
2 mA	-F	0.79	10.25	0.05	2.04	2.58	0.51	8.72	10.25	4.08	3.35	11.41	12.94	ns
	Std.	0.66	8.53	0.04	1.70	2.14	0.43	7.26	8.53	3.39	2.79	9.50	10.77	ns
	-1	0.56	7.26	0.04	1.44	1.82	0.36	6.18	7.26	2.89	2.37	8.08	9.16	ns
	-2	0.49	6.37	0.03	1.27	1.60	0.32	5.42	6.37	2.53	2.08	7.09	8.04	ns
4 mA	–F	0.79	6.50	0.05	2.04	2.58	0.51	6.27	6.50	4.51	4.18	8.95	9.19	ns
	Std.	0.66	5.41	0.04	1.70	2.14	0.43	5.22	5.41	3.75	3.48	7.45	7.65	ns
	-1	0.56	4.60	0.04	1.44	1.82	0.36	4.44	4.60	3.19	2.96	6.34	6.50	ns
	-2	0.49	4.04	0.03	1.27	1.60	0.32	3.89	4.04	2.80	2.60	5.56	5.71	ns
6 mA	-F	0.79	5.77	0.05	2.04	2.58	0.51	5.88	5.70	4.60	4.41	8.56	8.39	ns
	Std.	0.66	4.80	0.04	1.70	2.14	0.43	4.89	4.75	3.83	3.67	7.13	6.98	ns
	-1	0.56	4.09	0.04	1.44	1.82	0.36	4.16	4.04	3.26	3.12	6.06	5.94	ns
	-2	0.49	3.59	0.03	1.27	1.60	0.32	3.65	3.54	2.86	2.74	5.32	5.21	ns
8 mA	–F	0.79	5.31	0.05	2.04	2.58	0.51	5.41	4.35	4.76	5.25	8.09	7.04	ns
	Std.	0.66	4.42	0.04	1.70	2.14	0.43	4.50	3.62	3.96	4.37	6.74	5.86	ns
	-1	0.56	3.76	0.04	1.44	1.82	0.36	3.83	3.08	3.37	3.72	5.73	4.98	ns
	-2	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns
12 mA	–F	0.79	5.31	0.05	2.04	2.58	0.51	5.41	4.35	4.76	5.25	8.09	7.04	ns
	Std.	0.66	4.42	0.04	1.70	2.14	0.43	4.50	3.62	3.96	4.37	6.74	5.86	ns
	-1	0.56	3.76	0.04	1.44	1.82	0.36	3.83	3.08	3.37	3.72	5.73	4.98	ns
	-2	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns

Notes:

1. Software default selection highlighted in gray.

3.3 V PCI, 3.3 V PCI-X

Peripheral Component Interface for 3.3 V standard specifies support for 33 MHz and 66 MHz PCI Bus applications.

3.3 V PCI/PCI-X	V	IL	v	ІН	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V Max, V		Min, V Max, V Max, V Min, V				mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
Per PCI specification					Per PC	El curves					10	10

Table 3-41 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

AC loadings are defined per the PCI/PCI-X specifications for the datapath; Actel loadings for enable path characterization are described in Figure 3-10.




Figure 3-10 • AC Loading

AC loading are defined per PCI/PCI-X specifications for the datapath; Actel loading for tristate is described in Table 3-42.

 Table 3-42
 AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	C _{LOAD} (pF)
0	3.3	0.285 * V _{CCI} for t _{DP(R)} 0.615 * V _{CCI} for t _{DP(F)}	_	10

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-43 • 3.3 V PCI/PCI-X

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 3.0$ V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
_F	0.79	3.37	0.05	1.26	2.01	0.51	3.43	2.40	3.93	4.34	6.12	5.08	ns
Std.	0.66	2.81	0.04	1.05	1.67	0.43	2.86	2.00	3.28	3.61	5.09	4.23	ns
-1	0.56	2.39	0.04	0.89	1.42	0.36	2.43	1.70	2.79	3.07	4.33	3.60	ns
-2	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns

Voltage Referenced I/O Characteristics

3.3 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open drain output buffer. The V_{CCI} pin should be connected to 3.3 V.

Table 3-44 • Minimum and Maximum DC Input and Output Levels

3.3 V GTL	,	V _{IL}	VII	4	V _{OL}	V _{OH}	I _{OL}	I _{ОН}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
25 mA ³	-0.3	V _{REF} – 0.05	V _{REF} + 0.05	3.6	0.4	_	25	25	181	268	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

- 2. Currents are measured at 85°C junction temperature.
- 3. Output drive strength is below JEDEC specification.




Figure 3-11 • AC Loading

Table 3-45 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Typ) (V)	C _{LOAD} (pF)
V _{REF} - 0.05	V _{REF} + 0.05	0.8	0.8	1.2	10

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-46 • 3.3 V GTL

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst Case V<sub>CC</sub> = 1.425 V, Worst Case V<sub>CCI</sub> = 3.0 V V<sub>REF</sub> = 0.8 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
-F	0.72	2.49	0.05	3.52	0.51	2.45	2.49			5.13	5.18	ns
Std.	0.60	2.08	0.04	2.93	0.43	2.04	2.08			4.27	4.31	ns
-1	0.51	1.77	0.04	2.50	0.36	1.73	1.77			3.63	3.67	ns
-2	0.45	1.55	0.03	2.19	0.32	1.52	1.55			3.19	3.22	ns

2.5 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open drain output buffer. The V_{CCI} pin should be connected to 2.5 V.

2.5 GTL	١	/ _{IL}	VIH	I	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V Max, V		Min, V Max, V Min, V Max, V Max, V Min, V mA mA		mA	Max, mA ¹	Max, mA ¹	μ Α²	μ Α²			
25 mA ³	-0.3	V _{REF} – 0.05	V _{REF} + 0.05	3.6	0.4	-	25	25	124	169	10	10

Table 3-47 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Output drive strength is below JEDEC specification.




Figure 3-12 • AC Loading

Table 3-48 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Тур) (V)	C _{LOAD} (pF)
V _{REF} – 0.05	V _{REF} + 0.05	0.8	0.8	1.2	10

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-49 • 2.5 V GTL

```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, Worst Case V<sub>CC</sub> = 1.425 V, Worst Case V<sub>CCI</sub> = 3.0 V V<sub>REF</sub> = 0.8 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
F	0.72	2.56	0.05	2.95	0.51	2.60	2.56			5.28	5.24	ns
Std.	0.60	2.13	0.04	2.46	0.43	2.16	2.13			4.40	4.36	ns
-1	0.51	1.81	0.04	2.09	0.36	1.84	1.81			3.74	3.71	ns
-2	0.45	1.59	0.03	1.83	0.32	1.61	1.59			3.28	3.26	ns

3.3 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open drain output buffer. The V_{CCI} pin should be connected to 3.3 V.

Table 3-50 • Minimum and Maximum DC Input and Output Levels

3.3 V GTL+	`	/ _{IL}	VII	1	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	ц	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
35 mA	-0.3	$V_{REF} - 0.1$	V _{REF} + 0.1	3.6	0.6	_	35	35	181	268	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 3-13 • AC Loading

Table 3-51 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Тур) (V)	C _{LOAD} (pF)
V _{REF} – 0.1	V _{REF} + 0.1	1.0	1.0	1.5	10

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-52 • 3.3 V GTL+

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V, V_{REF} = 1.0 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
-F	0.72	2.47	0.05	1.91	0.51	2.51	2.47			5.20	5.15	ns
Std.	0.60	2.06	0.04	1.59	0.43	2.09	2.06			4.33	4.29	ns
-1	0.51	1.75	0.04	1.35	0.36	1.78	1.75			3.68	3.65	ns
-2	0.45	1.53	0.03	1.19	0.32	1.56	1.53			3.23	3.20	ns

2.5 V GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open drain output buffer. The V_{CCI} pin should be connected to 2.5 V.

2.5 V GTL+	١	/ _{IL}	V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μ Α²	μ Α²
33 mA	-0.3	$V_{REF} - 0.1$	V _{REF} + 0.1	3.6	0.6	-	33	33	124	169	10	10

Table 3-53 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 3-14 • AC Loading

Table 3-54 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Тур) (V)	C _{LOAD} (pF)
V _{REF} – 0.1	V _{REF} + 0.1	1.0	1.0	1.5	10

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-55 • 2.5 V GTL+

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 2.3 V, V_{REF} = 1.0 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
-F	0.72	2.65	0.05	1.82	0.51	2.70	2.52			5.38	5.21	ns
Std.	0.60	2.21	0.04	1.51	0.43	2.25	2.10			4.48	4.34	ns
-1	0.51	1.88	0.04	1.29	0.36	1.91	1.79			3.81	3.69	ns
-2	0.45	1.65	0.03	1.13	0.32	1.68	1.57			3.35	3.24	ns

HSTL Class I

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

HSTL Class I	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
8 mA	-0.3	$V_{REF} - 0.1$	V _{REF} + 0.1	3.6	0.4	V _{CCI} -0.4	8	8	39	32	10	10

Table 3-56 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 3-15 • AC Loading

Table 3-57 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Typ) (V)	C _{LOAD} (pF)
V _{REF} – 0.1	V _{REF} + 0.1	0.75	0.75	0.75	20

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-58 • HSTL Class I

```
Commercial-Case Conditions: T_J = 70^{\circ}C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 1.4 V, V_{REF} = 0.75 V
```

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
F	0.79	3.82	0.05	2.55	0.51	3.89	3.78			6.58	6.46	ns
Std.	0.66	3.18	0.04	2.12	0.43	3.24	3.14			5.47	5.38	ns
-1	0.56	2.70	0.04	1.81	0.36	2.75	2.67			4.66	4.58	ns
-2	0.49	2.37	0.03	1.59	0.32	2.42	2.35			4.09	4.02	ns

HSTL Class II

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

HSTL Class II	١	/ _{IL}	VII	1	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μ Α²	μ Α²
15 mA ³	-0.3	$V_{REF} - 0.1$	V _{REF} + 0.1	3.6	0.4	V _{CCI} -0.4	15	15	55	66	10	10

Table 3-59 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.

3. Output drive strength is below JEDEC specification.




Figure 3-16 • AC Loading

Table 3-60 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Typ) (V)	C _{LOAD} (pF)
V _{REF} - 0.1	V _{REF} + 0.1	0.75	0.75	0.75	20

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-61 • HSTL Class II Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 1.4 V, V_{REF} = 0.75 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
–F	0.79	3.63	0.05	2.55	0.51	3.70	3.26			6.39	5.95	ns
Std.	0.66	3.02	0.04	2.12	0.43	3.08	2.71			5.32	4.95	ns
-1	0.56	2.57	0.04	1.81	0.36	2.62	2.31			4.52	4.21	ns
-2	0.49	2.26	0.03	1.59	0.32	2.30	2.03			3.97	3.70	ns

SSTL2 Class I

Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

Table 3-62 • Minimum and Maximum DC Input and Output Levels

SSTL2 Class I		VIL	v	н	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μ Α²	μ Α²
15 mA	-0.3	$V_{REF} - 0.2$	V _{REF} + 0.2	3.6	0.54	V _{CCI} - 0.62	15	15	87	83	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 3-17 • AC Loading

Table 3-63 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Typ) (V)	C _{LOAD} (pF)
V _{REF} – 0.2	V _{REF} + 0.2	1.25	1.25	1.25	30

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-64 • SSTL 2 Class I Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 2.3 V, V_{REF} = 1.25 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
-F	0.79	2.56	0.05	1.60	0.51	2.60	2.22			5.29	4.90	ns
Std.	0.66	2.13	0.04	1.33	0.43	2.17	1.85			4.40	4.08	ns
-1	0.56	1.81	0.04	1.14	0.36	1.84	1.57			3.74	3.47	ns
-2	0.49	1.59	0.03	1.00	0.32	1.62	1.38			3.29	3.05	ns

SSTL2 Class II

Stub-Speed Terminated Logic for 2.5 V memory bus standard (JESD8-9). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

SSTL2 Class II		V _{IL}	VIH	I	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
18 mA	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.35	V _{CCI} – 0.43	18	18	124	169	10	10

Table 3-65 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 3-18 • AC Loading

Table 3-66 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Тур) (V)	C _{LOAD} (pF)
V _{REF} - 0.2	V _{REF} + 0.2	1.25	1.25	1.25	30

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-67SSTL 2 Class II

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 2.3$ V, $V_{REF} = 1.25$ V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
-F	0.79	2.60	0.05	1.60	0.51	2.65	2.13			5.34	4.81	ns
Std.	0.66	2.17	0.04	1.33	0.43	2.21	1.77			4.44	4.01	ns
-1	0.56	1.84	0.04	1.14	0.36	1.88	1.51			3.78	3.41	ns
-2	0.49	1.62	0.03	1.00	0.32	1.65	1.32			3.32	2.99	ns

SSTL3 Class I

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). ProASIC3E devices support Class I. This provides a differential amplifier input buffer and a push-pull output buffer.

SSTL3 Class I	`	/ _{IL}	v	н	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	IIL	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
14 mA	-0.3	$V_{REF} - 0.2$	V_{REF} + 0.2	3.6	0.7	V _{CCI} – 1.1	14	14	54	51	10	10

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 3-19 • AC Loading

Table 3-69 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Typ) (V)	C _{LOAD} (pF)
V _{REF} - 0.2	V _{REF} + 0.2	1.5	1.5	1.485	30

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-70 • SSTL3 Class I

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 3.0$ V, $V_{REF} = 1.5$ V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{ZHS}	Units
-F	0.79	2.77	0.05	1.50	0.51	2.82	2.21			5.51	4.89	ns
Std.	0.66	2.31	0.04	1.25	0.43	2.35	1.84			4.59	4.07	ns
-1	0.56	1.96	0.04	1.06	0.36	2.00	1.56			3.90	3.46	ns
-2	0.49	1.72	0.03	0.93	0.32	1.75	1.37			3.42	3.04	ns

SSTL3 Class II

Stub-Speed Terminated Logic for 3.3 V memory bus standard (JESD8-8). ProASIC3E devices support Class II. This provides a differential amplifier input buffer and a push-pull output buffer.

SSTL3 Class II	١	/ _{IL}	V	н	V _{OL}	V _{OH}	I _{OL}	I _{OH}	I _{OSL}	I _{OSH}	Ι _{ΙL}	I _{IH}
Drive Strength	Min, V	Max, V	Min, V	Max, V	Max, V	Min, V	mA	mA	Max, mA ¹	Max, mA ¹	μA²	μA²
21 mA	-0.3	$V_{REF} - 0.2$	V _{REF} + 0.2	3.6	0.5	V _{CCI} – 0.9	21	21	109	103	10	10

Table 3-71 • Minimum and Maximum DC Input and Output Levels

Notes:

1. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

2. Currents are measured at 85°C junction temperature.




Figure 3-20 • AC Loading

Table 3-72 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)	V _{TT} (Typ) (V)	C _{LOAD} (pF)
V _{REF} - 0.2	V _{REF} + 0.2	1.5	1.5	1.485	30

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-73 • SSTL3- Class II

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 3.0 V, V_{REF} = 1.5 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{zH}	t _{LZ}	t _{HZ}	t _{ZLS}	t _{zHS}	Units
-F	0.79	2.48	0.05	1.50	0.51	2.53	2.01			5.21	4.69	ns
Std.	0.66	2.07	0.04	1.25	0.43	2.10	1.67			4.34	3.91	ns
-1	0.56	1.76	0.04	1.06	0.36	1.79	1.42			3.69	3.32	ns
-2	0.49	1.54	0.03	0.93	0.32	1.57	1.25			3.24	2.92	ns

Differential I/O Characteristics

Physical Implementation

Configuration of the I/O modules as a differential pair is handled by the Actel Designer software when the user instantiates a differential I/O macro in the design.

Differential I/Os can also be used in conjunction with the embedded Input Register (InReg), Output Register (OutReg), Enable Register (EnReg), and Double Data Rate (DDR). However, there is no support for bidirectional I/Os or tristates with the LVPECL standards.

LVDS

Low-Voltage Differential Signal (ANSI/TIA/EIA-644) is a high-speed, differential I/O standard. It requires that one

data bit is carried through two signal lines; so two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 3-21. The building blocks of the LVDS transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVPECL implementation, because the output standard specifications are different.

Along with the LVDS I/O, ProASIC3E also will support BusLVDS structure and Multi-Drop LVDS (M-LVDS) configuration (up to 40 nodes).




Figure 3-21 •	LVDS Circuit Diagram and Board-Level Implementation
Table 3-74 •	Minimum and Maximum DC Input and Output Levels

DC Parameter	Description	Min.	Тур.	Max.	Units
V _{CCI}	Supply Voltage	2.375	2.5	2.625	V
V _{OL}	Output Low Voltage	0.9	1.075	1.25	V
V _{OH}	Output High Voltage	1.25	1.425	1.6	V
VI	Input Voltage	0	-	2.925	V
V _{ODIFF}	Differential Output Voltage	250	350	450	mV
V _{OCM}	Output Common Mode Voltage	1.125	1.25	1.375	V
V _{ICM}	Input Common Mode Voltage	0.05	1.25	2.35	V
V _{IDIFF}	Input Differential Voltage	100	350	-	mV

Notes:

1. +/- 5%

2. Differential input voltage = +/-350mV

Table 3-75 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)
1.075	1.325	Cross point	_

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics

Table 3-76 • LVDS

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V, Worst Case V_{CCI} = 2.3 V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
-F	0.79	2.25	0.05	2.18	ns
Std.	0.66	1.87	0.04	1.82	ns
-1	0.56	1.59	0.04	1.55	ns
-2	0.49	1.40	0.03	1.36	ns

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

BLVDS/M-LVDS

Bus LVDS (BLVDS) and Multipoint LVDS (M-LVDS) specifications extend the existing LVDS standard to highperformance multipoint bus applications. Multidrop and multipoint bus configurations may contain any combination of drivers, receivers and transceivers. Actel LVDS drivers provide the higher drive current required by BLVDS and M-LVDS to accommodate the loading. The driver requires series terminations for better signal quality and to control voltage swing. Termination is also required at both ends of the bus since the driver can be located anywhere on the bus. These configurations can be implemented using TRIBUF_LVDS and BIBUF_LVDS macros along with appropriate terminations. Multipoint designs using Actel LVDS macros can achieve upto 200 MHz with a maximum of 20 loads. A sample application is given in Figure 3-22. The input and output buffer delays are available in the LVDS section in Table 3-76.

Example: For a bus consisting of 20 equidistant loads, the following terminations provide the required differential voltage, in worst case Industrial operating conditions, at the farthest receiver: $R_S = 60 \Omega$ and $R_T = 70 \Omega$, given $Z_0 = 50 \Omega$ (2") and a $Z_{stub} = 50 \Omega$ (~1.5").




Figure 3-22 • **BLVDS/M-LVDS Multipoint Application Using LVDS I/O Buffers**

LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit is carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination.

The full implementation of the LVDS transmitter and receiver is shown in an example in Figure 3-23. The

building blocks of the LVPECL transmitter-receiver are one transmitter macro, one receiver macro, three board resistors at the transmitter end, and one resistor at the receiver end. The values for the three driver resistors are different from those used in the LVDS implementation, because the output standard specifications are different.




Figure 3-23 • LVPECL Circuit Diagram and Board-Level Implementation

DC Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
V _{CCI}	Supply Voltage	3	.0	3	.3	3	.6	V
V _{OL}	Output Low Voltage	0.96	1.27	1.06	1.43	1.30	1.57	V
V _{OH}	Output High Voltage	1.8	2.11	1.92	2.28	2.13	2.41	V
V _{IL} , V _{IH}	Input Low, Input High voltages	0	3.3	0	3.6	0	3.9	V
V _{ODIFF}	Differential Output Voltage	0.625	0.97	0.625	0.97	0.625	0.97	V
V _{OCM}	Output Common Mode Voltage	1.762	1.98	1.762	1.98	1.762	1.98	V
V _{ICM}	Input Common Mode Voltage	1.01	2.57	1.01	2.57	1.01	2.57	V
V _{IDIFF}	Input Differential Voltage	300		300		300		mV

Table 3-78 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	V _{REF} (Typ) (V)
1.64	1.94	Cross point	_

Note: *Measuring point = V_{trip} . See Table 3-15 on page 3-17 for a complete table of trip points.

Timing Characteristics


Table 3-79 • LVPECL

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case $V_{CC} = 1.425$ V, Worst Case $V_{CCI} = 3.0$ V

Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	Units
-F	0.79	2.19	0.05	1.96	ns
Std.	0.66	1.83	0.04	1.63	ns
-1	0.56	1.55	0.04	1.39	ns
-2	0.49	1.36	0.03	1.22	ns



I/O Register Specifications



Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Preset


Figure 3-24 • Timing Model of Registered I/O Buffers with Synchronous Enable and Asynchronous Preset

Parameter Name	Parameter Definition	Measuring Nodes (From, To)*
t _{OCLKQ}	Clock-to-Q of the Output Data Register	H, DOUT
t _{OSUD}	Data Setup time for the Output Data Register	F, H
t _{OHD}	Data Hold time for the Output Data Register	F, H
t _{OSUE}	Enable Setup time for the Output Data Register	G, H
t _{OHE}	Enable Hold time for the Output Data Register	G, H
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	L, DOUT
t _{OREMPRE}	Asynchronous Preset removal time for the Output Data Register	L, H
t _{ORECPRE}	Asynchronous Preset Recovery time for the Output Data Register	L, H
t _{oeclkq}	Clock-to-Q of the Output Enable Register	H, EOUT
t _{OESUD}	Data Setup time for the Output Enable Register	J, H
t _{OEHD}	Data Hold time for the Output Enable Register	J, H
t _{OESUE}	Enable Setup time for the Output Enable Register	К, Н
t _{OEHE}	Enable Hold time for the Output Enable Register	К, Н
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	I, EOUT
t _{OEREMPRE}	Asynchronous Preset Removal time for the Output Enable Register	I, H
t _{OERECPRE}	Asynchronous Preset Recovery time for the Output Enable Register	I, H
t _{ICLKQ}	Clock-to-Q of the Input Data Register	А, Е
t _{ISUD}	Data Setup time for the Input Data Register	С, А
t _{IHD}	Data Hold time for the Input Data Register	С, А
t _{ISUE}	Enable Setup time for the Input Data Register	В, А
t _{IHE}	Enable Hold time for the Input Data Register	В, А
t _{IPRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	D, E
t _{IREMPRE}	Asynchronous Preset Removal time for the Input Data Register	D, A
t _{IRECPRE}	Asynchronous Preset Recovery time for the Input Data Register	D, A

Table 3-80 •	Parameter Definition and Measuring Nodes
	rataliteter Definition and Measuring Noues

Note: *See Figure 3-24 on page 3-49 for more information.





Fully Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

Figure 3-25 • Timing Model of the Registered I/O Buffers with Synchronous Enable and Asynchronous Clear

Parameter name	Parameter Definition	Measuring Nodes (From, To)*
t _{oclkq}	Clock-to-Q of the Output Data Register	HH, DOUT
t _{OSUD}	Data Setup time for the Output Data Register	FF, HH
t _{OHD}	Data Hold time for the Output Data Register	FF, HH
t _{OSUE}	Enable Setup time for the Output Data Register	GG, HH
t _{OHE}	Enable Hold time for the Output Data Register	GG, HH
t _{oclr2Q}	Asynchronous Clear-to-Q of the Output Data Register	LL, DOUT
t _{OREMCLR}	Asynchronous Clear Removal time for the Output Data Register	LL, HH
t _{ORECCLR}	Asynchronous Clear Recovery time for the Output Data Register	LL, HH
t _{oeclkq}	Clock-to-Q of the Output Enable Register	HH, EOUT
t _{OESUD}	Data Setup time for the Output Enable Register	JJ, HH
t _{OEHD}	Data Hold time for the Output Enable Register	JJ, HH
t _{oesue}	Enable Setup time for the Output Enable Register	КК, НН
t _{OEHE}	Enable Hold time for the Output Enable Register	КК, НН
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	II, EOUT
t _{oeremclr}	Asynchronous Clear Removal time for the Output Enable Register	II, HH
t _{oerecclr}	Asynchronous Clear Recovery time for the Output Enable Register	II, HH
t _{ICLKQ}	Clock-to-Q of the Input Data Register	AA, EE
t _{ISUD}	Data Setup time for the Input Data Register	CC, AA
t _{IHD}	Data Hold time for the Input Data Register	CC, AA
t _{ISUE}	Enable Setup time for the Input Data Register	BB, AA
t _{IHE}	Enable Hold time for the Input Data Register	BB, AA
t _{ICLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	DD, EE
t _{IREMCLR}	Asynchronous Clear Removal time for the Input Data Register	DD, AA
t _{IRECCLR}	Asynchronous Clear Recovery time for the Input Data Register	DD, AA

Table 3-81 • I	Parameter Definition and Measuring Nodes	5
----------------	--	---

Note: *See Figure 3-25 on page 3-51 for more information.



Input Register




Figure 3-26 • Input Register Timing Diagram

Timing Characteristics

Table 3-82Input Data Register Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{ICLKQ}	Clock-to-Q of the Input Data Register	0.63	0.71	0.84	1.01	ns
t _{ISUD}	Data Setup time for the Input Data Register	0.43	0.49	0.57	0.69	ns
t _{IHD}	Data Hold time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{ISUE}	Enable Setup time for the Input Data Register	0.43	0.49	0.57	0.69	ns
t _{IHE}	Enable Hold time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{ICLR2Q}	Asynchronous Clear-to-Q of the Input Data Register	0.63	0.71	0.84	1.01	ns
t _{IPRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	0.45	0.51	0.60	0.72	ns
t _{IREMCLR}	Asynchronous Clear Removal time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{IRECCLR}	Asynchronous Clear Recovery time for the Input Data Register	0.22	0.25	0.30	0.36	ns
t _{IREMPRE}	Asynchronous Preset Removal time for the Input Data Register	0.00	0.00	0.00	0.00	ns
t _{IRECPRE}	Asynchronous Preset Recovery time for the Input Data Register	0.22	0.25	0.30	0.36	ns
t _{IWCLR}	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.25	0.28	0.33	0.40	ns
t _{IVVPRE}	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.25	0.28	0.33	0.40	ns
t _{ICKMPWH}	Clock Minimum Pulse Width High for the Input Data Register	0.36	0.41	0.48	0.58	ns
t _{ICKMPWL}	Clock Minimum Pulse Width Low for the Input Data Register	0.41	0.46	0.54	0.65	ns

Output Register




Figure 3-27 • Output Register Timing Diagram

Timing Characteristics

Table 3-83Output Data Register Propagation Delays
Commercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{OCLKQ}	Clock-to-Q of the Output Data Register	0.63	0.71	0.84	1.01	ns
t _{OSUD}	Data Setup time for the Output Data Register	0.43	0.49	0.57	0.69	ns
t _{OHD}	Data Hold time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{OSUE}	Enable Setup time for the Output Data Register	0.43	0.49	0.57	0.69	ns
t _{OHE}	Enable Hold time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{OCLR2Q}	Asynchronous Clear-to-Q of the Output Data Register	0.63	0.71	0.84	1.01	ns
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	0.45	0.51	0.60	0.72	ns
t _{OREMCLR}	Asynchronous Clear Removal time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{ORECCLR}	Asynchronous Clear Recovery time for the Output Data Register	0.22	0.25	0.30	0.36	ns
t _{OREMPRE}	Asynchronous Preset Removal time for the Output Data Register	0.00	0.00	0.00	0.00	ns
t _{ORECPRE}	Asynchronous Preset Recovery time for the Output Data Register	0.22	0.25	0.30	0.36	ns
t _{owclr}	Asynchronous Clear Minimum Pulse Width for the Output Data Register	0.25	0.28	0.33	0.40	ns
t _{OWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Data Register	0.25	0.28	0.33	0.40	ns
t _{ockmpwh}	Clock Minimum Pulse Width High for the Output Data Register	0.36	0.41	0.48	0.58	ns
t _{ockmpwl}	Clock Minimum Pulse Width Low for the Output Data Register	0.41	0.46	0.54	0.65	ns



Output Enable Register




Figure 3-28 • Output Enable Register Timing Diagram

Timing Characteristics

Table 3-84 Output Enable Register Propagation Delays

Commercial-Case Conditions: T	$J = 70^{\circ}$ C, Worst Case V _{CC} = 1.425 V
-------------------------------	--

Parameter	Description	-2	-1	Std.	-F	Units
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	0.63	0.71	0.84	1.01	ns
t _{OESUD}	Data Setup time for the Output Enable Register	0.43	0.49	0.57	0.69	ns
t _{OEHD}	Data Hold time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OESUE}	Enable Setup time for the Output Enable Register	0.43	0.49	0.57	0.69	ns
t _{OEHE}	Enable Hold time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OECLR2Q}	Asynchronous Clear-to-Q of the Output Enable Register	0.63	0.71	0.84	1.01	ns
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	0.45	0.51	0.60	0.72	ns
t _{OEREMCLR}	Asynchronous Clear Removal time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OERECCLR}	Asynchronous Clear Recovery time for the Output Enable Register	0.22	0.25	0.30	0.36	ns
t _{OEREMPRE}	Asynchronous Preset Removal time for the Output Enable Register	0.00	0.00	0.00	0.00	ns
t _{OERECPRE}	Asynchronous Preset Recovery time for the Output Enable Register	0.22	0.25	0.30	0.36	ns
t _{OEWCLR}	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.25	0.28	0.33	0.40	ns
t _{OEWPRE}	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.25	0.28	0.33	0.40	ns
t _{oeckmpwh}	Clock Minimum Pulse Width High for the Output Enable Register	0.36	0.41	0.48	0.58	ns
t _{oeckmpwl}	Clock Minimum Pulse Width Low for the Output Enable Register	0.41	0.46	0.54	0.65	ns

DDR Module Specifications

Input DDR Module




Figure 3-29 • Input DDR Timing Model

Table 3-85Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (From, To)
t _{DDRICLKQ1}	Clock-to-Out Out_QR	B, D
t _{DDRICLKQ2}	Clock-to-Out Out_QF	B, E
t _{DDRISUD}	Data Setup time of DDR input	А, В
t _{DDRIHD}	Data Hold time of DDR input	А, В
t _{DDRICLR2Q1}	Clear-to-Out Out_QR	C, D
t _{DDRICLR2Q2}	Clear-to-Out Out_QF	С, Е
t _{DDRIREMCLR}	Clear Removal	С, В
t _{DDRIRECCLR}	Clear Recovery	С, В






Figure 3-30 • Input DDR Timing Diagram

Timing Characteristics

Table 3-86Input DDR Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{DDRICLKQ1}	Clock-to-Out Out_QR for Input DDR	0.63	0.71	0.84	1.01	ns
t _{DDRICLKQ2}	Clock-to-Out Out_QF for Input DDR	0.63	0.71	0.84	1.01	ns
t _{DDRISUD}	Data Setup for Input DDR	0.53	0.61	0.71	0.86	ns
t _{DDRIHD}	Data Hold for Input DDR	0.00	0.00	0.00	0.00	ns
t _{DDRICLR2Q1}	Asynchronous Clear to Out Out_QR for Input DDR	0.57	0.65	0.76	0.91	ns
t _{DDRICLR2Q2}	Asynchronous Clear-to-Out Out_QF for Input DDR	0.57	0.65	0.76	0.91	ns
t _{DDRIREMCLR}	Asynchronous Clear Removal time for Input DDR	0.00	0.00	0.00	0.00	ns
t _{DDRIRECCLR}	Asynchronous Clear Recovery time for Input DDR	0.22	0.25	0.30	0.36	ns
t _{DDRIWCLR}	Asynchronous Clear Minimum Pulse Width for Input DDR					ns
t _{DDRICKMPWH}	Clock Minimum Pulse Width High for Input DDR					ns
t _{ddrickmpwl}	Clock Minimum Pulse Width Low for Input DDR					ns
F _{DDRIMAX}	Maximum Frequency for Input DDR					MHz

Output DDR




Figure 3-31 • Output DDR Timing Model

Table 3-87Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (From, To)
t _{DDROCLKQ}	Clock-to-Out	B, E
t _{DDROCLR2Q}	Asynchronous Clear-to-Out	С, Е
t _{DDROREMCLR}	Clear Removal	С, В
t _{ddrorecclr}	Clear Recovery	С, В
t _{DDROSUD1}	Data Setup Data_F	А, В
t _{DDROSUD2}	Data Setup Data_R	D, B
t _{DDROHD1}	Data Hold Data_F	А, В
t _{DDROHD2}	Data Hold Data_R	D, B






Figure 3-32 • Output DDR Timing Diagram

Timing Characteristics

Table 3-88Output DDR Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{DDROCLKQ}	Clock-to-Out of DDR for Output DDR	0.63	0.71	0.84	1.01	ns
t _{DDROSUD1}	Data_F Data Setup for Output DDR	0.43	0.49	0.57	0.69	ns
t _{DDROSUD2}	Data_R Data Setup for Output DDR	0.43	0.49	0.57	0.69	ns
t _{DDROHD1}	Data_F Data Hold for Output DDR	0.00	0.00	0.00	0.00	ns
t _{DDROHD2}	Data_R Data Hold for Output DDR	0.00	0.00	0.00	0.00	ns
t _{ddroclr2Q}	Asynchronous Clear-to-Out for Output DDR	0.57	0.65	0.76	0.91	ns
t _{ddroremclr}	Asynchronous Clear Removal time for Output DDR	0.00	0.00	0.00	0.00	ns
t _{ddrorecclr}	Asynchronous Clear Recovery time for Output DDR	0.22	0.25	0.30	0.36	ns
t _{DDROWCLR1}	Asynchronous Clear Minimum Pulse Width for Output DDR					ns
t _{ddrockmpwh}	Clock Minimum Pulse Width High for the Output DDR					ns
t _{DDROCKMPWL}	Clock Minimum Pulse Width Low for the Output DDR					ns
F _{DDOMAX}	Maximum Frequency for the Output DDR					MHz

VersaTile Characteristics

VersaTile Specifications as a Combinatorial Module

The ProASIC3E library offers all combinations of LUT-3 combinatorial functions. In this section timing characteristics are presented for a sample of the library. For more details, refer to the *ProASIC3/E Macro Library Guide*.




Figure 3-33 • Sample of Combinatorial Cells






Figure 3-34 • Timing Model and Waveforms

Timing Characteristics

Table 3-89Combinatorial Cell Propagation DelaysCommercial-Case Conditions: TJ = 70°C, Worst Case V_{CC} = 1.425 V

Combinatorial Cell	Equation	Parameter	-2	-1	Std.	-F	Units
INV	Y = !A	t _{PD}	0.40	0.45	0.53	0.64	ns
AND2	$Y=A\cdotB$	t _{PD}	0.46	0.52	0.62	0.74	ns
NAND2	$Y = !(A \cdot B)$	t _{PD}	0.46	0.52	0.62	0.74	ns
OR2	Y = A + B	t _{PD}	0.47	0.54	0.63	0.76	ns
NOR2	Y = !(A + B)	t _{PD}	0.47	0.54	0.63	0.76	ns
XOR2	$Y = A \oplus B$	t _{PD}	0.72	0.82	0.96	1.15	ns
MAJ3	Y = MAJ (A , B, C)	t _{PD}	0.67	0.76	0.90	1.08	ns
XOR3	$Y=A\oplusB\oplusC$	t _{PD}	0.85	0.97	1.14	1.37	ns
MUX2	Y = A !S + B S	t _{PD}	0.49	0.56	0.65	0.79	ns
AND3	$Y = A \cdot B \cdot C$	t _{PD}	0.54	0.62	0.73	0.87	ns

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

VersaTile Specifications as a Sequential Module

The ProASIC3E library offers a wide variety of sequential cells including flip-flops and latches. Each have a data input and optional enable, clear, or preset. In this section, timing characteristics are presented for a representative sample from the library. For more details, refer to the *ProASIC3/E Macro Library Guide*.





Figure 3-35 • Sample of Sequential Cells







Timing Characteristics

Table 3-90 Register Delays

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{CLKQ}	Clock-to-Q of the Core Register	0.54	0.61	0.72	0.86	ns
t _{SUD}	Data Setup time for the Core Register	0.40	0.46	0.54	0.65	ns
t _{HD}	Data Hold time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{SUE}	Enable Setup time for the Core Register	0.43	0.49	0.57	0.69	ns
t _{HE}	Enable Hold time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{CLR2Q}	Asynchronous Clear-to-Q of the Core Register	0.40	0.45	0.53	0.64	ns
t _{PRE2Q}	Asynchronous Preset-to-Q of the Core Register	0.40	0.45	0.53	0.64	ns
t _{REMCLR}	Asynchronous Clear Removal time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{recclr}	Asynchronous Clear Recovery time for the Core Register	0.22	0.25	0.30	0.36	ns
t _{REMPRE}	Asynchronous Preset Removal time for the Core Register	0.00	0.00	0.00	0.00	ns
t _{recpre}	Asynchronous Preset Recovery time for the Core Register	0.22	0.25	0.30	0.36	ns
t _{WCLR}	Asynchronous Clear Minimum Pulse Width for the Core Register	0.25	0.28	0.33	0.40	ns
t _{WPRE}	Asynchronous Preset Minimum Pulse Width for the Core Register	0.25	0.28	0.33	0.40	ns
t _{CKMPWH}	Clock Minimum Pulse Width High for the Core Register	0.36	0.41	0.48	0.58	ns
t _{ckmpwl}	Clock Minimum Pulse Width Low for the Core Register	0.41	0.46	0.54	0.65	ns

Global Resource Characteristics

A3PE600 Clock Tree Topology

Clock delays are device-specific. Figure 3-37 is an example of a global tree used for clock routing. The global tree presented in Figure 3-37 is driven by a CCC located on the west side of the A3PE600 device. It is used to drive all D-flip-flops in the device.




Figure 3-37 • Example of Global Tree Use in an A3PE600 Device for Clock Routing

Global Tree Timing Characteristics

Global clock delays include the central rib delay, the spine delay, and the row delay. Delays do not include I/O input buffer clock delays, as these are I/O standard dependent and the clock may be driven and conditioned internally by the CCC module. For more details on clock conditioning capabilities, please refer to the "Clock Conditioning Circuits" section on page 2-13. Table 3-91, Table 3-92, and Table 3-93 on page 3-66 present minimum and maximum global clock delays within the device. Minimum and maximum delays are measured with minimum and maximum loading.

Timing Characteristics

Table 3-91 • A3PE600 Global Resource

Commercial-Case Conditions: T_J = 70°C, V_{CC} = 1.425 V

		-	-2 -1 Std.		-F					
Parameter	Description	Min. ¹	Max. ²	Units						
t _{rckl}	Input Low Delay for Global Clock	0.83	1.04	0.94	1.18	1.11	1.39	1.33	1.67	ns
t _{RCKH}	Input High Delay for Global Clock	0.81	1.06	0.93	1.21	1.09	1.42	1.31	1.71	ns
	Minimum Pulse Width High for Global Clock									ns
	Minimum Pulse Width Low for Global Clock									ns
t _{rcksw}	Maximum Skew for Global Clock		0.25		0.28		0.33		0.40	ns
F _{rmax}	Maximum Frequency for Global Clock									MHz

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-92A3PE1500 Global Resource

	-	-2 -1 Std.		-F					
Description	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Units
nput Low Delay for Global Clock	1.07	1.29	1.22	1.47	1.43	1.72	1.72	2.07	ns
nput High Delay for Global Clock	1.06	1.32	1.21	1.50	1.42	1.76	1.71	2.12	ns
Minimum Pulse Width High for Global Clock									ns
Minimum Pulse Width Low for Global Clock									ns
Maximum Skew for Global Clock		0.26		0.29		0.34		0.41	ns
Maximum Frequency for Global Clock									MHz
	nput Low Delay for Global Clock nput High Delay for Global Clock Ainimum Pulse Width High for Global Clock Ainimum Pulse Width Low for Global Clock Aaximum Skew for Global Clock	Annual Low Delay for Global Clock 1.07 Annual High Delay for Global Clock 1.06 Annimum Pulse Width High for Global Clock Annimum Pulse Width Low for Global Clock Annimum Skew for Global Clock	Apput Low Delay for Global Clock 1.07 1.29 Apput High Delay for Global Clock 1.06 1.32 Ainimum Pulse Width High for Global	Input Low Delay for Global Clock1.071.291.22Input High Delay for Global Clock1.061.321.21Ainimum Pulse Width High for GlobalImage: State	Input Low Delay for Global Clock1.071.291.221.47Input High Delay for Global Clock1.061.321.211.50Ainimum Pulse Width High for Global ClockImage: State	Input Low Delay for Global Clock1.071.291.221.471.43Input High Delay for Global Clock1.061.321.211.501.42Ainimum Pulse Width High for Global ClockImage: State Stat	Input Low Delay for Global Clock1.071.291.221.471.431.72Input High Delay for Global Clock1.061.321.211.501.421.76Ainimum Pulse Width High for Global ClockImage: State St	nput Low Delay for Global Clock 1.07 1.29 1.22 1.47 1.43 1.72 1.72 nput High Delay for Global Clock 1.06 1.32 1.21 1.50 1.42 1.76 1.71 Ainimum Pulse Width High for Global Clock Global Image: Clock Image: Cloc	nput Low Delay for Global Clock 1.07 1.29 1.22 1.47 1.43 1.72 2.07 nput High Delay for Global Clock 1.06 1.32 1.21 1.50 1.42 1.76 1.71 2.12 Ainimum Pulse Width High for Global Clock Minimum Pulse Width Low for Global Clock Image: Clock Image: Clock<

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).

Table 3-93A3PE3000 Global Resource

Commercial-Case Conditions: T_J = 70°C, V_{CC} = 1.425 V

	-2 -1 Std.		td.	-F					
Description	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Min. ¹	Max. ²	Units
Input Low Delay for Global Clock	1.41	1.62	1.60	1.85	1.88	2.17	2.26	2.61	ns
Input High Delay for Global Clock	1.40	1.66	1.59	1.89	1.87	2.22	2.25	2.66	ns
Minimum Pulse Width High for Global Clock									ns
Minimum Pulse Width Low for Global Clock									ns
Maximum Skew for Global Clock		0.26		0.29		0.35		0.41	ns
Maximum Frequency for Global Clock									MHz
	Input Low Delay for Global Clock Input High Delay for Global Clock Minimum Pulse Width High for Global Clock Minimum Pulse Width Low for Global Clock Maximum Skew for Global Clock	DescriptionMin.1Input Low Delay for Global Clock1.41Input High Delay for Global Clock1.40Minimum Pulse Width High for Global Clock1.40Minimum Pulse Width Low for Global Clock1.40Maximum Skew for Global Clock1.40	DescriptionMin.1Max.2Input Low Delay for Global Clock1.411.62Input High Delay for Global Clock1.401.66Minimum Pulse Width High for Global ClockState1Minimum Pulse Width Low for Global Clock0.26	DescriptionMin.1Max.2Min.1Input Low Delay for Global Clock1.411.621.60Input High Delay for Global Clock1.401.661.59Minimum Pulse Width High for Global Clock	DescriptionMin.1Max.2Min.1Max.2Input Low Delay for Global Clock1.411.621.601.85Input High Delay for Global Clock1.401.661.591.89Minimum Pulse Width High for Global Clock	DescriptionMin.1Max.2Min.1Max.2Min.1Input Low Delay for Global Clock1.411.621.601.851.88Input High Delay for Global Clock1.401.661.591.891.87Minimum Pulse Width High for Global ClockImage: ClockImage: C	DescriptionMin.1Max.2Min.1Max.2Min.1Max.2Input Low Delay for Global Clock1.411.621.601.851.882.17Input High Delay for Global Clock1.401.661.591.891.872.22Minimum Pulse Width High for Global ClockMinimum Pulse Width Low for Global ClockMaximum Skew for Global Clock0.260.290.35	DescriptionMin.1Max.2Min.1Max.2Min.1Max.2Min.1Max.2Min.1Input Low Delay for Global Clock1.411.621.601.851.882.172.26Input High Delay for Global Clock1.401.661.591.891.872.222.25Minimum Pulse Width High for Global ClockMinimum Pulse Width Low for Global ClockMaximum Skew for Global Clock0.260.290.35	DescriptionMin.1Max.2Min.1Max.2Min.1Max.2Min.1Max.2Input Low Delay for Global Clock1.411.621.601.851.882.172.262.61Input High Delay for Global Clock1.401.661.591.891.872.222.252.66Minimum Pulse Width High for Global Clock

Notes:

1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).

2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).



Embedded SRAM and FIFO Characteristics

SRAM




Figure 3-38 • RAM Models

Timing Waveforms




Figure 3-39 • RAM Read for Pass-Through Output







Figure 3-40 • RAM Read for Pipelined Output



















Figure 3-44 • RAM Reset

Timing Characteristics

Table 3-94 • RAM4K9

Commercial-Case Conditions: $T_J = 70^{\circ}$ C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{AS}	Address Setup time	0.30	0.34	0.40	0.48	ns
t _{AH}	Address Hold time	0.00	0.00	0.00	0.00	ns
t _{ENS}	REN_B,WEN_B Setup time	0.20	0.22	0.26	0.32	ns
t _{ENH}	REN_B, WEN_B Hold time	0.03	0.03	0.04	0.05	ns
t _{BKS}	BLK_B Setup time	0.29	0.33	0.39	0.47	ns
t _{BKH}	BLK_B Hold time	0.00	0.00	0.00	0.00	ns
t _{DS}	Input data (DI) Setup time	0.24	0.27	0.32	0.38	ns
t _{DH}	Input data (DI) Hold time	0.00	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to New Data Valid on DO (output retained, WMODE = 0)	1.58	1.80	2.11	2.54	ns
	Clock High to New Data Valid on DO (pass-through, WMODE = 1)	2.12	2.42	2.84	3.42	ns
t _{CKQ2}	Clock HIGH to New Data Valid on DO (pipelined)	0.69	0.79	0.93	1.12	ns
t _{RSTBQ}	RESET_B Low to Data Out Low on DO (pass-through)	0.82	0.94	1.10	1.32	ns
	RESET_B Low to Data Out Low on DO (pipelined)	0.82	0.94	1.10	1.32	ns
t _{REMRSTB}	RESET_B Removal	0.31	0.35	0.41	0.49	ns
t _{recrstb}	RESET_B Recovery	1.38	1.56	1.84	2.21	ns
t _{MPWRSTB}	RESET_B Minimum Pulse Width	0.20	0.23	0.27	0.33	ns
t _{CYC}	Clock Cycle time	1.96	2.22	2.61	3.14	ns

Note: For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-4 for derating values.

Table 3-95 • **RAM512X18**

Commercial-Case Conditions: T_J = 70°C, Worst Case V_{CC} = 1.425 V

Parameter	Description	-2	-1	Std.	-F	Units
t _{AS}	Address Setup time	0.30	0.34	0.40	0.48	ns
t _{AH}	Address Hold time	0.00	0.00	0.00	0.00	ns
t _{ENS}	REN_B,WEN_B Setup time	0.24	0.28	0.32	0.39	ns
t _{ENH}	REB_B, WEN_B Hold time	0.00	0.00	0.00	0.00	ns
t _{DS}	Input data (DI) Setup time	0.22	0.25	0.30	0.36	ns
t _{DH}	Input data (DI) Hold time	0.00	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to New Data Valid on DO (output retained, WMODE = 0)	1.93	2.19	2.58	3.10	ns
t _{CKQ2}	Clock High to New Data Valid on DO (pipelined)	0.70	0.79	0.93	1.12	ns
t _{RSTBQ}	RESET_B Low to Data Out Low on DO (pass-through)	0.82	0.94	1.10	1.32	ns
	RESET_B Low to Data Out Low on DO (pipelined)	0.82	0.94	1.10	1.32	ns
t _{remrstb}	RESET_B Removal	0.31	0.35	0.41	0.49	ns
t _{RECRSTB}	RESET_B Recovery	1.38	1.56	1.84	2.21	ns
t _{MPWRSTB}	RESET_B Minimum Pulse Width	0.20	0.23	0.27	0.33	ns
t _{CYC}	Clock Cycle time	1.96	2.22	2.61	3.14	ns

FIFO







Figure 3-45 • FIFO Model




Timing Waveforms














Figure 3-50 • FIFO FULL Flag and AFULL Flag Deassertion

Timing Characteristics

Table 3-96 • FIFO

Commercial-Case Conditions: $T_J = 70^{\circ}C$, $V_{CC} = 1.425 V$

Parameter	Description	-2	-1	Std.	-F	Units
t _{ENS}	REN_B,WEN_B Setup time	0.28	0.32	0.38	0.45	ns
t _{ENH}	REN_B, WEN_B Hold time	0.00	0.00	0.00	0.00	ns
t _{BKS}	BLK_B Setup time	0.25	0.29	0.34	0.40	ns
t _{BKH}	BLK_B Hold time	0.00	0.00	0.00	0.00	ns
t _{DS}	Input data (DI) Setup time	0.22	0.25	0.30	0.36	ns
t _{DH}	Input data (DI) Hold time	0.00	0.00	0.00	0.00	ns
t _{CKQ1}	Clock High to New Data Valid on DO (pass-through)	2.12	2.42	2.84	3.42	ns
t _{CKQ2}	Clock High to New Data Valid on DO (pipelined)	0.69	0.79	0.93	1.12	ns
t _{RCKEF}	RCLK High to Empty Flag Valid	1.53	1.74	2.05	2.46	ns
t _{WCKFF}	WCLK High to Full Flag Valid	1.45	1.65	1.94	2.33	ns
t _{CKAF}	Clock High to Almost Empty/Full Flag Valid	3.50	3.99	4.69	5.63	ns
t _{RSTFG}	RESET_B Low to Empty/Full Flag valid	1.55	1.77	2.08	2.49	ns
t _{RSTAF}	RESET_B Low to Almost-Empty/Full Flag Valid	3.43	3.91	4.59	5.52	ns
t _{RSTBQ}	RESET_B Low to Data out Low on DO (pass-through)	0.82	0.94	1.10	1.32	ns
	RESET_B Low to Data out Low on DO (pipelined)	0.82	0.94	1.10	1.32	ns
t _{REMRSTB}	RESET_B Removal	0.30	0.34	0.40	0.48	ns
t _{recrstb}	RESET_B Recovery	1.35	1.53	1.80	2.17	ns
t _{MPWRSTB}	RESET_B Minimum Pulse Width	0.20	0.23	0.27	0.32	ns
t _{CYC}	Clock Cycle time	1.94	2.20	2.59	3.11	ns

Embedded FlashROM Characteristics




Figure 3-51 • Timing Diagram

Timing Characteristics

Table 3-97 • Embedded FlashROM Access Time

Parameter	Description	-2	-1	Std.	Units
t _{SU}	Address setup Time	TBD	TBD	TBD	ns
t _{HOLD}	Address Hold Time	TBD	TBD	TBD	ns
t _{CK2Q}	Clock to out	TBD	TBD	TBD	ns
F _{MAX}	Maximum Clock frequency	TBD	TBD	TBD	Mhz

JTAG 1532 Characteristics

JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to the corresponding standard selected, refer to the I/O Timing characteristics for more details.

Timing Characteristics

```
Table 3-98 • JTAG 1532
```


```
Commercial-Case Conditions: T<sub>J</sub> = 70°C, V<sub>CC</sub> = 1.425 V
```

Parameter	Description	-2	-1	Std.	Units
t _{DISU}	Test Data Input Setup Time		1		ns
t _{DIHD}	Test Data Input Hold Time				ns
t _{TMSSU}	Test Mode Select Setup Time				ns
t _{TMDHD}	Test Mode Select Hold Time				ns
t _{TCK2Q}	Clock to Q (Data Out)				ns
t _{RSTB2Q}	Reset to Q (Data Out)				ns
F _{TCKMAX}	TCK maximum frequency	20	20	20	MHz
t _{TRSTREM}	ResetB Removal time				ns
t _{TRSTREC}	ResetB Recovery time				ns
t _{TRSTMPW}	ResetB minimum pulse				ns



Package Pin Assignments

208-Pin PQFP



Note

208	-Pin PQFP*	
Pin Number	A3PE600 Function	
1	GND	
2	GNDQ	
3	VMV7	
4	GAB2/IO133PSB7V1	
5	GAA2/IO134PDB7V1	
6	IO134NDB7V1	
7	GAC2/IO132PDB7V1	
8	IO132NDB7V1	
9	IO130PDB7V1	
10	IO130NDB7V1	
11	IO127PDB7V1	F
12	IO127NDB7V1	F
13	IO126PDB7V0	┢
14	IO126NDB7V0	F
15	IO124PSB7V0	F
16	V _{CC}	F
17	GND	F
18	V _{CCI} B7	F
19	IO122PPB7V0	F
20	IO121PSB7V0	F
21	IO122NPB7V0	F
22	GFC1/IO120PSB7V0	F
23	GFB1/IO119PDB7V0	ŀ
24	GFB0/IO119NDB7V0	ŀ
25	V _{COMPLF}	F
26	GFA0/IO118NPB6V1	F
27	V _{CCPLF}	F
28	GFA1/IO118PPB6V1	┢
29	GND	F
30	GFA2/IO117PDB6V1	F
31	IO117NDB6V1	┢
32	GFB2/IO116PPB6V1	┢
33	GFC2/IO115PPB6V1	┢
34	IO116NPB6V1	┢
35	IO115NPB6V1	┢
36	V _{CC}	┢
37	IO112PDB6V1	┢
38	IO112NDB6V1	┢

208	3-Pin PQFP*
Pin Number	A3PE600 Function
39	IO108PSB6V0
40	V _{CCI} B6
41	GND
42	IO106PDB6V0
43	IO106NDB6V0
44	GEC1/IO104PDB6V0
45	GEC0/IO104NDB6V0
46	GEB1/IO103PPB6V0
47	GEA1/IO102PPB6V0
48	GEB0/IO103NPB6V0
49	GEA0/IO102NPB6V0
50	VMV6
51	GNDQ
52	GND
53	VMV5
54	GNDQ
55	IO101NDB5V2
56	GEA2/IO101PDB5V2
57	IO100NDB5V2
58	GEB2/IO100PDB5V2
59	IO99NDB5V2
60	GEC2/IO99PDB5V2
61	IO98PSB5V2
62	V _{CCI} B5
63	IO96PSB5V2
64	IO94NDB5V1
65	GND
66	IO94PDB5V1
67	IO92NDB5V1
68	IO92PDB5V1
69	IO88NDB5V0
70	IO88PDB5V0
71	V _{CC}
72	V _{CCI} B5
73	IO85NPB5V0
74	IO84NPB5V0
75	IO85PPB5V0
76	IO84PPB5V0
on" section on pag	ae 2-50

208	3-Pin PQFP*
Pin Number	A3PE600 Function
77	IO83NPB5V0
78	IO82NPB5V0
79	IO83PPB5V0
80	IO82PPB5V0
81	GND
82	IO80NDB4V1
83	IO80PDB4V1
84	IO79NPB4V1
85	IO78NPB4V1
86	IO79PPB4V1
87	IO78PPB4V1
88	V _{CC}
89	V _{CCI} B4
90	IO76NDB4V1
91	IO76PDB4V1
92	IO72NDB4V0
93	IO72PDB4V0
94	IO70NDB4V0
95	GDC2/IO70PDB4V0
96	IO68NDB4V0
97	GND
98	GDA2/IO68PDB4V0
99	GDB2/IO69PSB4V0
100	GNDQ
101	ТСК
102	TDI
103	TMS
104	VMV4
105	GND
106	V _{PUMP}
107	GNDQ
108	TDO
109	TRST
110	V _{JTAG}
111	VMV3
112	GDA0/IO67NPB3V1
113	GDB0/IO66NPB3V1
114	GDA1/IO67PPB3V1

ProASIC3E Flash F	amily FPGAs

208	B-Pin PQFP*	
Pin Number	A3PE600 Function	Pin N
115	GDB1/IO66PPB3V1	1
116	GDC0/IO65NDB3V1	1
117	GDC1/IO65PDB3V1	1
118	IO62NDB3V1	1
119	IO62PDB3V1	1
120	IO58NDB3V0	1!
121	IO58PDB3V0	1!
122	GND	10
123	V _{CCI} B3	1
124	GCC2/IO55PSB3V0	1
125	GCB2/IO54PSB3V0	10
126	NC	10
127	IO53NDB3V0	1
128	GCA2/IO53PDB3V0	1
129	GCA1/IO52PPB3V0	10
130	GND	10
131	V _{CCPLC}	10
132	GCA0/IO52NPB3V0	1
133	V _{COMPLC}	1
134	GCB0/IO51NDB2V1	1
135	GCB1/IO51PDB2V1	1
136	GCC1/IO50PSB2V1	1
137	IO49NDB2V1	1
138	IO49PDB2V1	1
139	IO48PSB2V1	1
140	V _{CCI} B2	1
141	GND	1
142	V _{CC}	18
143	IO47NDB2V1	18
144	IO47PDB2V1	18
145	IO44NDB2V1	18
146	IO44PDB2V1	18
147	IO43NDB2V0	18
148	IO43PDB2V0	18
149	IO40NDB2V0	18
150	IO40PDB2V0	18
151	GBC2/IO38PSB2V0	18
152	GBA2/IO36PSB2V0	19

208	B-Pin PQFP*
Pin Number	A3PE600 Function
153	GBB2/IO37PSB2V0
154	VMV2
155	GNDQ
156	GND
157	VMV1
158	GNDQ
159	GBA1/IO35PDB1V1
160	GBA0/IO35NDB1V1
161	GBB1/IO34PDB1V1
162	GND
163	GBB0/IO34NDB1V1
164	GBC1/IO33PDB1V1
165	GBC0/IO33NDB1V1
166	IO31PDB1V1
167	IO31NDB1V1
168	IO27PDB1V0
169	IO27NDB1V0
170	V _{CCI} B1
171	V _{CC}
172	IO23PPB1V0
173	IO22PSB1V0
174	IO23NPB1V0
175	IO21PDB1V0
176	IO21NDB1V0
177	IO19PPB0V2
178	GND
179	IO18PPB0V2
180	IO19NPB0V2
181	IO18NPB0V2
182	IO17PPB0V2
183	IO16PPB0V2
184	IO17NPB0V2
185	IO16NPB0V2
186	V _{CCI} BO
187	V _{CC}
188	IO15PDB0V2
189	IO15NDB0V2
190	IO13PDB0V2

208	B-Pin PQFP*
Pin Number	A3PE600 Function
191	IO13NDB0V2
192	IO11PSB0V1
193	IO09PDB0V1
194	IO09NDB0V1
195	GND
196	IO07PDB0V1
197	IO07NDB0V1
198	IO05PDB0V0
199	IO05NDB0V0
200	V _{CCI} B0
201	GAC1/IO02PDB0V0
202	GAC0/IO02NDB0V0
203	GAB1/IO01PDB0V0
204	GAB0/IO01NDB0V0
205	GAA1/IO00PDB0V0
206	GAA0/IO00NDB0V0
207	GNDQ
208	VMV0

 152
 GBA2/IO36PSB2V0
 190
 IC

 Note: *Refer to the "User I/O Naming Convention" section on page 2-50.

208-Pin PQFP*	
Pin Number A3PE1500 Function	
1	GND
2	GNDQ
3	VMV7
4	GAB2/IO213PSB7V3
5	GAA2/IO214PDB7V3
6	IO214NDB7V3
7	GAC2/IO212PDB7V3
8	IO212NDB7V3
9	IO210PDB7V3
10	IO210NDB7V3
11	IO208PDB7V2
12	IO208NDB7V2
13	IO204PDB7V2
14	IO204NDB7V2
15	IO200PSB7V1
16	V _{CC}
17	GND
18	V _{CCI} B7
19	IO196PDB7V1
20	IO196NDB7V1
21	IO193PSB7V0
22	GFC1/IO188PSB7V0
23	GFB1/IO187PDB7V0
24	GFB0/IO187NDB7V0
25	V _{COMPLF}
26	GFA0/IO186NPB6V2
27	V _{CCPLF}
28	GFA1/IO186PPB6V2
29	GND
30	GFA2/IO185PDB6V2
31	IO185NDB6V2
32	GFB2/IO184PPB6V2
33	GFC2/IO183PPB6V2
34	IO184NPB6V2
35	IO183NPB6V2
36	V _{CC}
37	IO180PDB6V2
38	IO180NDB6V2

208	3-Pin PQFP*
Pin Number	A3PE1500 Function
39	IO176PSB6V1
40	V _{CCI} B6
41	GND
42	IO172PDB6V1
43	IO172NDB6V1
44	GEC1/IO165PDB6V0
45	GEC0/IO165NDB6V0
46	GEB1/IO164PPB6V0
47	GEA1/IO163PPB6V0
48	GEB0/IO164NPB6V0
49	GEA0/IO163NPB6V0
50	VMV6
51	GNDQ
52	GND
53	VMV5
54	GNDQ
55	IO162NDB5V3
56	GEA2/IO162PDB5V3
57	IO161NDB5V3
58	GEB2/IO161PDB5V3
59	IO160NDB5V3
60	GEC2/IO160PDB5V3
61	IO159PSB5V3
62	V _{CCI} B5
63	IO157PSB5V3
64	IO153NDB5V2
65	GND
66	IO153PDB5V2
67	IO149NDB5V2
68	IO149PDB5V2
69	IO145NDB5V1
70	IO145PDB5V1
71	V _{CC}
72	V _{CCI} B5
73	IO141NDB5V1
74	IO141PDB5V1
75	IO140NDB5V1
76	IO140PDB5V1

208	B-Pin PQFP*
Pin Number	A3PE1500 Function
77	IO138NDB5V0
78	IO138PDB5V0
79	IO135NDB5V0
80	IO135PDB5V0
81	GND
82	IO123NDB4V3
83	IO123PDB4V3
84	IO122NDB4V2
85	IO122PDB4V2
86	IO119NDB4V2
87	IO119PDB4V2
88	V _{CC}
89	V _{CCI} B4
90	IO115NDB4V2
91	IO115PDB4V2
92	IO111NDB4V1
93	IO111PDB4V1
94	IO109NDB4V1
95	GDC2/IO109PDB4V1
96	IO108NDB4V0
97	GND
98	GDB2/IO108PDB4V0
99	GDA2/IO107PSB4V0
100	GNDQ
101	TCK
102	TDI
103	TMS
104	VMV4
105	GND
106	V _{PUMP}
107	GNDQ
108	TDO
109	TRST
110	V _{JTAG}
111	VMV3
112	GDA0/IO106NPB3V2
113	GDB0/IO105NPB3V2
114	GDA1/IO106PPB3V2

ProASIC3E Flash F	amily FPGAs

208-Pin PQFP*	
Pin Number	A3PE1500 Function
115	GDB1/IO105PPB3V2
116	GDC0/IO104NDB3V2
117	GDC1/IO104PDB3V2
118	IO101NDB3V2
119	IO101PDB3V2
120	IO97NDB3V1
121	IO97PDB3V1
122	GND
123	V _{CCI} B3
124	GCC2/IO86PSB3V0
125	GCB2/IO85PSB3V0
126	NC
127	IO84NDB3V0
128	GCA2/IO84PDB3V0
129	GCA1/IO83PPB3V0
130	GND
131	V _{CCPLC}
132	GCA0/IO83NPB3V0
133	V _{COMPLC}
134	GCB0/IO82NDB2V3
135	GCB1/IO82PDB2V3
136	GCC1/IO81PSB2V3
137	IO79NDB2V3
138	IO79PDB2V3
139	IO77PSB2V3
140	V _{CCI} B2
141	GND
142	V _{CC}
143	IO70NDB2V2
144	IO70PDB2V2
145	IO67NDB2V2
146	IO67PDB2V2
147	IO66NDB2V1
148	IO66PDB2V1
149	IO63NDB2V1
150	IO63PDB2V1
151	GBC2/IO60PSB2V0
152	GBA2/IO58PSB2V0

208-Pin PQFP*	
Pin Number	A3PE1500 Function
153	GBB2/IO59PSB2V0
154	VMV2
155	GNDQ
156	GND
157	VMV1
158	GNDQ
159	GBA1/IO57PDB1V3
160	GBA0/IO57NDB1V3
161	GBB1/IO56PDB1V3
162	GND
163	GBB0/IO56NDB1V3
164	GBC1/IO55PDB1V3
165	GBC0/IO55NDB1V3
166	IO51PDB1V2
167	IO51NDB1V2
168	IO47PDB1V1
169	IO47NDB1V1
170	V _{CCI} B1
171	V _{CC}
172	IO42PSB1V1
173	IO41PDB1V1
174	IO41NDB1V1
175	IO38PDB1V0
176	IO38NDB1V0
177	IO31PDB0V3
178	GND
179	IO31NDB0V3
180	IO28PDB0V3
181	IO28NDB0V3
182	IO26PDB0V3
183	IO26NDB0V3
184	IO23PDB0V2
185	IO23NDB0V2
186	V _{CCI} B0
187	V _{CC}
188	IO18PDB0V2
189	IO18NDB0V2
190	IO15PDB0V1

208-Pin PQFP*	
Pin Number	A3PE1500 Function
191	IO15NDB0V1
192	IO12PSB0V1
193	IO11PDB0V1
194	IO11NDB0V1
195	GND
196	IO08PDB0V1
197	IO08NDB0V1
198	IO05PDB0V0
199	IO05NDB0V0
200	V _{CCI} B0
201	GAC1/IO02PDB0V0
202	GAC0/IO02NDB0V0
203	GAB1/IO01PDB0V0
204	GAB0/IO01NDB0V0
205	GAA1/IO00PDB0V0
206	GAA0/IO00NDB0V0
207	GNDQ
208	VMV0

 152
 GBA2/I058PSB2V0
 190
 IC

 Note: *Refer to the "User I/O Naming Convention" section on page 2-50.

208	8-Pin PQFP*	
Pin Number	A3PE3000 Function	Pir
1	GND	
2	GNDQ	
3	VMV7	
4	GAB2/IO303PSB7V3	
5	GAA2/IO304PDB7V3	
6	IO304NDB7V3	
7	GAC2/IO302PDB7V3	
8	IO302NDB7V3	
9	IO298PDB7V3	
10	IO298NDB7V3	
11	IO294PDB7V2	
12	IO294NDB7V2	
13	IO290PDB7V2	
14	IO290NDB7V2	
15	IO286PSB7V1	
16	V _{CC}	
17	GND	
18	V _{CCI} B7	
19	IO282PDB7V1	
20	IO282NDB7V1	
21	IO278PSB7V0	
22	GFC1/IO274PSB7V0	
23	GFB1/IO273PDB7V0	
24	GFB0/IO273NDB7V0	
25	V _{COMPLF}	
26	GFA0/IO272NPB6V4	
27	V _{CCPLF}	
28	GFA1/IO272PPB6V4	
29	GND	
30	GFA2/IO271PDB6V4	
31	IO271NDB6V4	
32	GFB2/IO270PPB6V4	
33	GFC2/IO269PPB6V4	
34	IO270NPB6V4	
35	IO269NPB6V4	
36	V _{CC}	

208-Pin PQFP*	
Pin Number	A3PE3000 Function
37	IO250PDB6V2
38	IO250NDB6V2
39	IO246PSB6V1
40	V _{CCI} B6
41	GND
42	IO242PDB6V1
43	IO242NDB6V1
44	GEC1/IO234PPB6V0
45	GEB1/IO233PPB6V0
46	GEC0/IO234NPB6V0
47	GEB0/IO233NPB6V0
48	GEA1/IO232PDB6V0
49	GEA0/IO232NDB6V0
50	VMV6
51	GNDQ
52	GND
53	VMV5
54	GNDQ
55	IO231NDB5V4
56	GEA2/IO231PDB5V4
57	IO230NDB5V4
58	GEB2/IO230PDB5V4
59	IO229NDB5V4
60	GEC2/IO229PDB5V4
61	IO228PSB5V4
62	V _{CCI} B5
63	IO216NDB5V3
64	IO216PDB5V3
65	GND
66	IO212PSB5V2
67	IO210NDB5V2
68	IO210PDB5V2
69	IO206NDB5V1
70	IO206PDB5V1
71	V _{CC}
72	V _{CCI} B5

208-Pin PQFP*	
Pin Number	A3PE3000 Function
73	IO200NDB5V1
74	IO200PDB5V1
75	IO196NDB5V0
76	IO196PDB5V0
77	IO195NDB5V0
78	IO195PDB5V0
79	IO192NDB5V0
80	IO192PDB5V0
81	GND
82	IO182NDB4V3
83	IO182PDB4V3
84	IO178NDB4V3
85	IO178PDB4V3
86	IO174NDB4V2
87	IO174PDB4V2
88	V _{CC}
89	V _{CCI} B4
90	IO168NDB4V2
91	IO168PDB4V2
92	IO164NDB4V1
93	IO164PDB4V1
94	IO154NDB4V0
95	GDC2/IO154PDB4V0
96	IO153NDB4V0
97	GND
98	GDB2/IO153PDB4V0
99	GDA2/IO152PSB4V0
100	GNDQ
101	ТСК
102	TDI
103	TMS
104	VMV4
105	GND
106	V _{PUMP}
107	GNDQ
108	TDO


ProASIC3E Flash Family FPGAs

208-Pin PQFP*	
Pin Number A3PE3000 Function	
TRST	
V _{JTAG}	
VMV3	
GDA0/IO151NPB3V4	
GDB0/IO150NPB3V4	
GDA1/IO151PPB3V4	
GDB1/IO150PPB3V4	
GDC0/IO149NDB3V4	
GDC1/IO149PDB3V4	
IO146NDB3V4	
IO146PDB3V4	
IO142NDB3V3	
IO142PDB3V3	
GND	
V _{CCI} B3	
GCC2/IO117PSB3V0	
GCB2/IO116PSB3V0	
NC	
IO115NDB3V0	
GCA2/IO115PDB3V0	
GCA1/IO114PPB3V0	
GND	
V _{CCPLC}	
GCA0/IO114NPB3V0	
V _{COMPLC}	
GCB0/IO113NDB2V3	
GCB1/IO113PDB2V3	
GCC1/IO112PSB2V3	
IO110NDB2V3	
IO110PDB2V3	
IO106PSB2V3	
V _{CCI} B2	
GND	
V _{CC}	
IO99NDB2V2	
IO99PDB2V2	

208-Pin PQFP*	
Pin Number A3PE3000 Function	
145	IO96NDB2V1
146	IO96PDB2V1
147	IO91NDB2V1
148	IO91PDB2V1
149	IO88NDB2V0
150	IO88PDB2V0
151	GBC2/IO84PSB2V0
152	GBA2/IO82PSB2V0
153	GBB2/IO83PSB2V0
154	VMV2
155	GNDQ
156	GND
157	VMV1
158	GNDQ
159	GBA1/IO81PDB1V4
160	GBA0/IO81NDB1V4
161	GBB1/IO80PDB1V4
162	GND
163	GBB0/IO80NDB1V4
164	GBC1/IO79PDB1V4
165	GBC0/IO79NDB1V4
166	IO74PDB1V4
167	IO74NDB1V4
168	IO70PDB1V3
169	IO70NDB1V3
170	V _{CCI} B1
171	V _{CC}
172	IO67PSB1V3
173	IO66PDB1V3
174	IO66NDB1V3
175	IO63PDB1V2
176	IO63NDB1V2
177	IO40PDB0V4
178	GND
179	IO40NDB0V4
180	IO37PDB0V4

208-Pin PQFP*	
Pin Number	A3PE3000 Function
181	IO37NDB0V4
182	IO35PDB0V4
183	IO35NDB0V4
184	IO32PDB0V3
185	IO32NDB0V3
186	V _{CCI} B0
187	V _{CC}
188	IO28PDB0V3
189	IO28NDB0V3
190	IO24PDB0V2
191	IO24NDB0V2
192	IO21PSB0V2
193	IO16PDB0V1
194	IO16NDB0V1
195	GND
196	IO11PDB0V1
197	IO11NDB0V1
198	IO08PDB0V0
199	IO08NDB0V0
200	V _{CCI} B0
201	GAC1/IO02PDB0V0
202	GAC0/IO02NDB0V0
203	GAB1/IO01PDB0V0
204	GAB0/IO01NDB0V0
205	GAA1/IO00PDB0V0
206	GAA0/IO00NDB0V0
207	GNDQ
208	VMV0

256-Pin FBGA



Note

ProASIC3E Flash Family FPGAs

256-Pin FBGA*	
Pin Number	A3PE600 Function
A1	GND
A2	GAA0/IO00NDB0V0
A3	GAA1/IO00PDB0V0
A4	GAB0/IO01NDB0V0
A5	IO05PDB0V0
A6	IO10PDB0V1
A7	IO12PDB0V2
A8	IO16NDB0V2
A9	IO23NDB1V0
A10	IO23PDB1V0
A11	IO28NDB1V1
A12	IO28PDB1V1
A13	GBB1/IO34PDB1V1
A14	GBA0/IO35NDB1V1
A15	GBA1/IO35PDB1V1
A16	GND
B1	GAB2/IO133PDB7V1
B2	GAA2/IO134PDB7V1
B3	GNDQ
B4	GAB1/IO01PDB0V0
B5	IO05NDB0V0
B6	IO10NDB0V1
B7	IO12NDB0V2
B8	IO16PDB0V2
B9	IO20NDB1V0
B10	IO24NDB1V0
B11	IO24PDB1V0
B12	GBC1/IO33PDB1V1
B13	GBB0/IO34NDB1V1
B14	GNDQ
B15	GBA2/IO36PDB2V0
B16	IO42NDB2V0
C1	IO133NDB7V1
C2	IO134NDB7V1
С3	VMV7
C4	V _{CCPLA}
C5	GAC0/IO02NDB0V0

256-Pin FBGA*	
Pin Number	A3PE600 Function
C6	GAC1/IO02PDB0V0
С7	IO15NDB0V2
C8	IO15PDB0V2
С9	IO20PDB1V0
C10	IO25NDB1V0
C11	IO27PDB1V0
C12	GBC0/IO33NDB1V1
C13	V _{CCPLB}
C14	VMV2
C15	IO36NDB2V0
C16	IO42PDB2V0
D1	IO128PDB7V1
D2	IO129PDB7V1
D3	GAC2/IO132PDB7V1
D4	V _{COMPLA}
D5	GNDQ
D6	IO09NDB0V1
D7	IO09PDB0V1
D8	IO13PDB0V2
D9	IO21PDB1V0
D10	IO25PDB1V0
D11	IO27NDB1V0
D12	GNDQ
D13	V _{COMPLB}
D14	GBB2/IO37PDB2V0
D15	IO39PDB2V0
D16	IO39NDB2V0
E1	IO128NDB7V1
E2	IO129NDB7V1
E3	IO132NDB7V1
E4	IO130PDB7V1
E5	VMV0
E6	V _{CCI} B0
E7	V _{CCI} B0
E8	IO13NDB0V2
E9	IO21NDB1V0
E10	V _{CCI} B1
on" section on pag	

256-Pin FBGA*		
Pin Number A3PE600 Function		
E11	V _{CCI} B1	
E12	VMV1	
E13	GBC2/IO38PDB2V0	
E14	IO37NDB2V0	
E15	IO41NDB2V0	
E16	IO41PDB2V0	
F1	IO124PDB7V0	
F2	IO125PDB7V0	
F3	IO126PDB7V0	
F4	IO130NDB7V1	
F5	V _{CCI} B7	
F6	GND	
F7	V _{CC}	
F8	V _{CC}	
F9	V _{CC}	
F10	V _{CC}	
F11	GND	
F12	V _{CCI} B2	
F13	IO38NDB2V0	
F14	IO40NDB2V0	
F15	IO40PDB2V0	
F16	IO45PSB2V1	
G1	IO124NDB7V0	
G2	IO125NDB7V0	
G3	IO126NDB7V0	
G4	GFC1/IO120PPB7V0	
G5	V _{CCI} B7	
G6	V _{CC}	
G7	GND	
G8	GND	
G9	GND	
G10 GND		
G11	V _{CC}	
G12	V _{CCI} B2	
G13	GCC1/IO50PPB2V1	
G14	IO44NDB2V1	
G15	IO44PDB2V1	

256-Pin FBGA*			
Pin Number	A3PE600 Function	Pir	
G16	IO49NSB2V1		
H1	GFB0/IO119NPB7V0		
H2	GFA0/IO118NDB6V1		
H3	GFB1/IO119PPB7V0		
H4	V _{COMPLF}		
H5	GFC0/IO120NPB7V0		
H6	V _{CC}		
H7	GND		
H8	GND		
H9	GND		
H10	GND		
H11	V _{CC}		
H12	GCC0/IO50NPB2V1		
H13	GCB1/IO51PPB2V1		
H14	GCA0/IO52NPB3V0		
H15	V _{COMPLC}		
H16	GCB0/IO51NPB2V1		
J1	GFA2/IO117PSB6V1		
J2	GFA1/IO118PDB6V1		
J3	V _{CCPLF}		
J4	IO116NDB6V1		
J5	GFB2/IO116PDB6V1		
JG	V _{CC}		
J7	GND		
J8	GND		
J9	GND		
J10	GND		
J11	V _{CC}		
J12	GCB2/IO54PPB3V0		
J13	GCA1/IO52PPB3V0		
J14	GCC2/IO55PPB3V0		
J15	V _{CCPLC}		
J16	GCA2/IO53PSB3V0		
K1	GFC2/IO115PSB6V1		
K2	IO113PPB6V1		
К3	IO112PDB6V1		
K4	IO112NDB6V1		

256-Pin FBGA*			
Pin Number A3PE600 Function			
K5	V _{CCI} B6		
K6	V _{CC}		
K7	GND		
K8	GND		
К9	GND		
K10	GND		
K11	V _{CC}		
K12	V _{CCI} B3		
K13	IO54NPB3V0		
K14	IO57NPB3V0		
K15	IO55NPB3V0		
K16	IO57PPB3V0		
L1	IO113NPB6V1		
L2	IO109PPB6V0		
L3	IO108PDB6V0		
L4	IO108NDB6V0		
L5	V _{CCI} B6		
L6	GND		
L7	V _{CC}		
L8	V _{CC}		
L9	V _{CC}		
L10	V _{CC}		
L11	GND		
L12	V _{CCI} B3		
L13	GDB0/IO66NPB3V1		
L14	IO60NDB3V1		
L15	IO60PDB3V1		
L16	IO61PDB3V1		
M1	IO109NPB6V0		
M2	IO106NDB6V0		
M3	IO106PDB6V0		
M4	GEC0/IO104NPB6V0		
M5	VMV5		
M6	V _{CCI} B5		
M7	V _{CCI} B5		
M8	IO84NDB5V0		
M9	IO84PDB5V0		
on" section on page 2-50.			


256-Pin FBGA*			
Pin Number A3PE600 Function			
M10	V _{CCI} B4		
M11	V _{CCI} B4		
M12	VMV3		
M13	V _{CCPLD}		
M14	GDB1/IO66PPB3V1		
M15	GDC1/IO65PDB3V1		
M16	IO61NDB3V1		
N1	IO105PDB6V0		
N2	IO105NDB6V0		
N3	GEC1/IO104PPB6V0		
N4	V _{COMPLE}		
N5	GNDQ		
N6	GEA2/IO101PPB5V2		
N7	IO92NDB5V1		
N8	IO90NDB5V1		
N9	IO82NDB5V0		
N10	IO74NDB4V1		
N11	IO74PDB4V1		
N12	GNDQ		
N13	V _{COMPLD}		
N14	V _{JTAG}		
N15	GDC0/IO65NDB3V1		
N16	GDA1/IO67PDB3V1		
P1	GEB1/IO103PDB6V0		
P2	GEB0/IO103NDB6V0		
РЗ	VMV6		
P4	V _{CCPLE}		
P5	IO101NPB5V2		
P6	IO95PPB5V1		
P7	IO92PDB5V1		
P8	IO90PDB5V1		
P9	IO82PDB5V0		
P10	IO76NDB4V1		
P11	IO76PDB4V1		
P12	VMV4		
P13	TCK		
P14	V _{PUMP}		



256-Pin FBGA*		
Pin Number A3PE600 Function		
P15	TRST	
P16	GDA0/IO67NDB3V1	
R1	GEA1/IO102PDB6V0	
R2	GEA0/IO102NDB6V0	
R3	GNDQ	
R4	GEC2/IO99PDB5V2	
R5	IO95NPB5V1	
R6	IO91NDB5V1	
R7	IO91PDB5V1	
R8	IO83NDB5V0	
R9	IO83PDB5V0	
R10	IO77NDB4V1	
R11	IO77PDB4V1	
R12	IO69NDB4V0	
R13	GDB2/IO69PDB4V0	
R14	TDI	
R15	GNDQ	
R16	TDO	
T1	GND	
T2	IO100NDB5V2	
Т3	GEB2/IO100PDB5V2	
T4	IO99NDB5V2	
T5	IO88NDB5V0	
Т6	IO88PDB5V0	
T7	IO89NSB5V0	
Т8	IO80NSB4V1	
Т9	IO81NDB4V1	
T10	IO81PDB4V1	
T11	IO70NDB4V0	
T12	GDC2/IO70PDB4V0	
T13	IO68NDB4V0	
T14	GDA2/IO68PDB4V0	
T15	TMS	
T16	GND	

Note:	*Refer to the	"User I/O Namino	g Convention"	section on page 2-50.

484-Pin FBGA



Note

484		
Pin Number	A3PE600 Function	Pin l
A1	GND	
A2	GND	
A3	V _{CCI} B0	
A4	IO06NDB0V1	
A5	IO06PDB0V1	
A6	IO08NDB0V1	
A7	IO08PDB0V1	
A8	IO11PDB0V1	
A9	IO17PDB0V2	
A10	IO18NDB0V2	
A11	IO18PDB0V2	
A12	IO22PDB1V0	
A13	IO26PDB1V0	
A14	IO29NDB1V1	
A15	IO29PDB1V1	
A16	IO31NDB1V1	
A17	IO31PDB1V1	
A18	IO32NDB1V1	
A19	NC	
A20	V _{CCI} B1	
A21	GND	
A22	GND	
B1	GND	
B2	V _{CCI} B7	
B3	NC	
B4	IO03NDB0V0	
B5	IO03PDB0V0	
B6	IO07NDB0V1	
B7	IO07PDB0V1	
B8	IO11NDB0V1	
B9	IO17NDB0V2	
B10	IO14PDB0V2	
B11	IO19PDB0V2	
B12	IO22NDB1V0	
B13	IO26NDB1V0	

484-Pin FBGA*			
Pin Number A3PE600 Function			
B15	NC		
B16	IO30NDB1V1		
B17	IO30PDB1V1		
B18	IO32PDB1V1		
B19	NC		
B20	NC		
B21	V _{CCI} B2		
B22	GND		
C1	V _{CCI} B7		
C2	NC		
С3	NC		
C4	NC		
C5	GND		
C6	IO04NDB0V0		
С7	IO04PDB0V0		
C8	V _{CC}		
С9	V _{CC}		
C10	IO14NDB0V2		
C11	IO19NDB0V2		
C12	NC		
C13	NC		
C14	V _{CC}		
C15	V _{CC}		
C16	NC		
C17	NC		
C18	GND		
C19	NC		
C20	NC		
C21	NC		
C22	V _{CCI} B2		
D1	NC		
D2	NC		
D3	NC		
D4	GND		
D5	GAA0/IO00NDB0V0		
D6	GAA1/IO00PDB0V0		

484-Pin FBGA*		
Pin Number A3PE600 Function		
D7	GAB0/IO01NDB0V0	
D8	IO05PDB0V0	
D9	IO10PDB0V1	
D10	IO12PDB0V2	
D11	IO16NDB0V2	
D12	IO23NDB1V0	
D13	IO23PDB1V0	
D14	IO28NDB1V1	
D15	IO28PDB1V1	
D16	GBB1/IO34PDB1V1	
D17	GBA0/IO35NDB1V1	
D18	GBA1/IO35PDB1V1	
D19	GND	
D20	NC	
D21	NC	
D22	NC	
E1	NC	
E2	NC	
E3	GND	
E4	GAB2/IO133PDB7V1	
E5	GAA2/IO134PDB7V1	
E6	GNDQ	
E7	GAB1/IO01PDB0V0	
E8	IO05NDB0V0	
E9	IO10NDB0V1	
E10	IO12NDB0V2	
E11	IO16PDB0V2	
E12	IO20NDB1V0	
E13	IO24NDB1V0	
E14	IO24PDB1V0	
E15	GBC1/IO33PDB1V1	
E16	GBB0/IO34NDB1V1	
E17	GNDQ	
E18	GBA2/IO36PDB2V0	
E19	IO42NDB2V0	
E20	GND	

Note: *Refer to the "User I/O Naming Convention" section on page 2-50.

NC

B14

484	-Pin FBGA*	484-Pin FBGA*	
Pin Number	A3PE600 Function	Pin Number	A3PE600 Function
E21	NC	G13	IO25PDB1V0
E22	NC	G14	IO27NDB1V0
F1	NC	G15	GNDQ
F2	IO131NDB7V1	G16	V _{COMPLB}
F3	IO131PDB7V1	G17	GBB2/IO37PDB2V0
F4	IO133NDB7V1	G18	IO39PDB2V0
F5	IO134NDB7V1	G19	IO39NDB2V0
F6	VMV7	G20	IO43PDB2V0
F7	V _{CCPLA}	G21	IO43NDB2V0
F8	GAC0/IO02NDB0V0	G22	NC
F9	GAC1/IO02PDB0V0	H1	NC
F10	IO15NDB0V2	H2	NC
F11	IO15PDB0V2	H3	V _{CC}
F12	IO20PDB1V0	H4	IO128NDB7V1
F13	IO25NDB1V0	H5	IO129NDB7V1
F14	IO27PDB1V0	H6	IO132NDB7V1
F15	GBC0/IO33NDB1V1	H7	IO130PDB7V1
F16	V _{CCPLB}	H8	VMV0
F17	VMV2	Н9	V _{CCI} B0
F18	IO36NDB2V0	H10	V _{CCI} B0
F19	IO42PDB2V0	H11	IO13NDB0V2
F20	NC	H12	IO21NDB1V0
F21	NC	H13	V _{CCI} B1
F22	NC	H14	V _{CCI} B1
G1	IO127NDB7V1	H15	VMV1
G2	IO127PDB7V1	H16	GBC2/IO38PDB2V0
G3	NC	H17	IO37NDB2V0
G4	IO128PDB7V1	H18	IO41NDB2V0
G5	IO129PDB7V1	H19	IO41PDB2V0
G6	GAC2/IO132PDB7V1	H20	V _{CC}
G7	V _{COMPLA}	H21	NC
G8	GNDQ	H22	NC
G9	IO09NDB0V1	J1	IO123NDB7V0
G10	IO09PDB0V1	J2	IO123PDB7V0
G11	IO13PDB0V2	J3	NC
G12	IO21PDB1V0	J4	IO124PDB7V0

484-Pin FBGA* **Pin Number** A3PE600 Function J5 IO125PDB7V0 J6 IO126PDB7V0 J7 IO130NDB7V1 J8 V_{CCI}B7 J9 GND J10 V_{CC} J11 V_{CC} J12 V_{CC} J13 V_{CC} J14 GND J15 V_{CCI}B2 J16 IO38NDB2V0 J17 IO40NDB2V0 J18 IO40PDB2V0 J19 IO45PDB2V1 J20 NC J21 IO48PDB2V1 J22 IO46PDB2V1 Κ1 IO121NDB7V0 K2 IO121PDB7V0 K3 NC Κ4 IO124NDB7V0 Κ5 IO125NDB7V0 К6 IO126NDB7V0 Κ7 GFC1/IO120PPB7V0 K8 V_{CCI}B7 К9 V_{CC} K10 GND K11 GND GND K12 GND K13 K14 V_{CC} K15 V_{CCI}B2 K16 GCC1/IO50PPB2V1 K17 IO44NDB2V1 K18 IO44PDB2V1

Note: *Refer to the "User I/O Naming Convention" section on page 2-50.

ProASIC3E Flash Family FPGAs	

484-Pin FBGA*		
Pin Number	A3PE600 Function	Pi
K19	IO49NPB2V1	
K20	IO45NDB2V1	
K21	IO48NDB2V1	
K22	IO46NDB2V1	
L1	NC	
L2	IO122PDB7V0	
L3	IO122NDB7V0	
L4	GFB0/IO119NPB7V0	
L5	GFA0/IO118NDB6V1	
L6	GFB1/IO119PPB7V0	
L7	V _{COMPLF}	
L8	GFC0/IO120NPB7V0	
L9	V _{CC}	
L10	GND	
L11	GND	
L12	GND	
L13	GND	
L14	V _{CC}	
L15	GCC0/IO50NPB2V1	
L16	GCB1/IO51PPB2V1	
L17	GCA0/IO52NPB3V0	
L18	V _{COMPLC}	
L19	GCB0/IO51NPB2V1	
L20	IO49PPB2V1	
L21	IO47NDB2V1	
L22	IO47PDB2V1	
M1	NC	
M2	IO114NDB6V1	
M3	IO117NDB6V1	
M4	GFA2/IO117PDB6V1	┢
M5	GFA1/IO118PDB6V1	
M6	V _{CCPLF}	┢
M7	IO116NDB6V1	┢
M8	GFB2/IO116PDB6V1	┢
M9	V _{CC}	\vdash
M10	GND	- I

	484-Pin FBGA*		
Pin Number A3PE600 Function			
M11	GND		
M12	GND		
M13	GND		
M14	V _{CC}		
M15	GCB2/IO54PPB3V0		
M16	GCA1/IO52PPB3V0		
M17	GCC2/IO55PPB3V0		
M18	V _{CCPLC}		
M19	GCA2/IO53PDB3V0		
M20	IO53NDB3V0		
M21	IO56PDB3V0		
M22	NC		
N1	IO114PDB6V1		
N2	IO111NDB6V1		
N3	NC		
N4	GFC2/IO115PDB6V1		
N5	IO113PPB6V1		
N6	IO112PDB6V1		
N7	IO112NDB6V1		
N8	V _{CCI} B6		
N9	V _{CC}		
N10	GND		
N11	GND		
N12	GND		
N13	GND		
N14	V _{CC}		
N15	V _{CCI} B3		
N16	IO54NPB3V0		
N17	IO57NPB3V0		
N18	IO55NPB3V0		
N19	IO57PPB3V0		
N20	NC		
N21	IO56NDB3V0		
N22	IO58PDB3V0		
P1	NC		
P2	IO111PDB6V1		

484-Pin FBGA*		
Pin Number A3PE600 Function		
Р3	IO115NDB6V1	
P4	IO113NPB6V1	
P5	IO109PPB6V0	
P6	IO108PDB6V0	
P7	IO108NDB6V0	
P8	V _{CCI} B6	
Р9	GND	
P10	V _{CC}	
P11	V _{CC}	
P12	V _{CC}	
P13	V _{CC}	
P14	GND	
P15	V _{CCI} B3	
P16	GDB0/IO66NPB3V1	
P17	IO60NDB3V1	
P18	IO60PDB3V1	
P19	IO61PDB3V1	
P20	NC	
P21	IO59PDB3V0	
P22	IO58NDB3V0	
R1	NC	
R2	IO110PDB6V0	
R3	V _{CC}	
R4	IO109NPB6V0	
R5	IO106NDB6V0	
R6	IO106PDB6V0	
R7	GEC0/IO104NPB6V0	
R8	VMV5	
R9	V _{CCI} B5	
R10	V _{CCI} B5	
R11	IO84NDB5V0	
R12	IO84PDB5V0	
R13	V _{CCI} B4	
R14	V _{CCI} B4	
R15	VMV3	
R16	V _{CCPLD}	

484		
Pin Number	A3PE600 Function	Pin Numb
R17	GDB1/IO66PPB3V1	U9
R18	GDC1/IO65PDB3V1	U10
R19	IO61NDB3V1	U11
R20	V _{CC}	U12
R21	IO59NDB3V0	U13
R22	IO62PDB3V1	U14
T1	NC	U15
T2	IO110NDB6V0	U16
Т3	NC	U17
T4	IO105PDB6V0	U18
T5	IO105NDB6V0	U19
T6	GEC1/IO104PPB6V0	U20
T7	V _{COMPLE}	U21
T8	GNDQ	U22
Т9	GEA2/IO101PPB5V2	V1
T10	IO92NDB5V1	V2
T11	IO90NDB5V1	V3
T12	IO82NDB5V0	V4
T13	IO74NDB4V1	V5
T14	IO74PDB4V1	V6
T15	GNDQ	V7
T16	V _{COMPLD}	V8
T17	V _{JTAG}	V9
T18	GDC0/IO65NDB3V1	V10
T19	GDA1/IO67PDB3V1	V11
T20	NC	V12
T21	IO64PDB3V1	V13
T22	IO62NDB3V1	V14
U1	NC	V15
U2	IO107PDB6V0	V16
U3	IO107NDB6V0	V17
U4	GEB1/IO103PDB6V0	V18
U5	GEB0/IO103NDB6V0	V19
U6	VMV6	V20
U7	V _{CCPLE}	V21
U8	IO101NPB5V2	V22

484-Pin FBGA*		
Pin Number A3PE600 Function		
U9	IO95PPB5V1	
U10	IO92PDB5V1	
U11	IO90PDB5V1	
U12	IO82PDB5V0	
U13	IO76NDB4V1	
U14	IO76PDB4V1	
U15	VMV4	
U16	ТСК	
U17	V _{PUMP}	
U18	TRST	
U19	GDA0/IO67NDB3V1	
U20	NC	
U21	IO64NDB3V1	
U22	IO63PDB3V1	
V1	NC	
V2	NC	
V3	GND	
V4	GEA1/IO102PDB6V0	
V5	GEA0/IO102NDB6V0	
V6	GNDQ	
V7	GEC2/IO99PDB5V2	
V8	IO95NPB5V1	
V9	IO91NDB5V1	
V10	IO91PDB5V1	
V11	IO83NDB5V0	
V12	IO83PDB5V0	
V13	IO77NDB4V1	
V14	IO77PDB4V1	
V15	IO69NDB4V0	
V16	GDB2/IO69PDB4V0	
V17	TDI	
V18	GNDQ	
V19	TDO	
V20	GND	
V21	NC	
V22	IO63NDB3V1	
n" section on page 2-50.		


484	-Pin FBGA*		
Pin Number A3PE600 Function			
W1	NC		
W2	NC		
W3	NC		
W4	GND		
W5	IO100NDB5V2		
W6	GEB2/IO100PDB5V2		
W7	IO99NDB5V2		
W8	IO88NDB5V0		
W9	IO88PDB5V0		
W10	IO89NDB5V0		
W11	IO80NDB4V1		
W12	IO81NDB4V1		
W13	IO81PDB4V1		
W14	IO70NDB4V0		
W15	GDC2/IO70PDB4V0		
W16	IO68NDB4V0		
W17	GDA2/IO68PDB4V0		
W18	TMS		
W19	GND		
W20	NC		
W21	NC		
W22	NC		
Y1	V _{CCI} B6		
Y2	NC		
Y3	NC		
Y4	IO98NDB5V2		
Y5	GND		
Y6	IO94NDB5V1		
Y7	IO94PDB5V1		
Y8	V _{CC}		
Y9	V _{CC}		
Y10	IO89PDB5V0		
Y11	IO80PDB4V1		
Y12	IO78NPB4V1		
Y13	NC		
Y14	V _{CC}		



484-Pin FBGA*		
Pin Number	A3PE600 Function	
Y15	V _{CC}	
Y16	NC	
Y17	NC	
Y18	GND	
Y19	NC	
Y20	NC	
Y21	NC	
Y22	V _{CCI} B3	
AA1	GND	
AA2	V _{CCI} B6	
AA3	NC	
AA4	IO98PDB5V2	
AA5	IO96NDB5V2	
AA6	IO96PDB5V2	
AA7	IO86NDB5V0	
AA8	IO86PDB5V0	
AA9	IO85PDB5V0	
AA10	IO85NDB5V0	
AA11	IO78PPB4V1	
AA12	IO79NDB4V1	
AA13	IO79PDB4V1	
AA14	NC	
AA15	NC	
AA16	IO71NDB4V0	
AA17	IO71PDB4V0	
AA18	NC	
AA19	NC	
AA20	NC	
AA21	V _{CCI} B3	
AA22	GND	
AB1	GND	
AB2	GND	
AB3	V _{CCI} B5	
AB4	IO97NDB5V2	
AB5	IO97PDB5V2	
AB6	IO93NDB5V1	

484-Pin FBGA*		
Pin Number	A3PE600 Function	
AB7	IO93PDB5V1	
AB8	IO87NDB5V0	
AB9	IO87PDB5V0	
AB10	NC	
AB11	NC	
AB12	IO75NDB4V1	
AB13	IO75PDB4V1	
AB14	IO72NDB4V0	
AB15	IO72PDB4V0	
AB16	IO73NDB4V0	
AB17	IO73PDB4V0	
AB18	NC	
AB19	NC	
AB20	V _{CCI} B4	
AB21	GND	
AB22	GND	


676-Pin FBGA



Note



896-Pin FBGA



Note



Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (Advanced v0.5)	Page
Advanced v0.4	BLVDS and M-LVDS are new I/O standards added to the datasheets.	N/A
(October 2005)	The term flow-through was changed to pass-through.	N/A
	The "Pro I/Os with Advanced I/O Standards" section was updated to include I/O bank information.	1-5
	Figure 2-7 • Very-Long-Line Resources was updated.	2-7
	The footnotes in Figure 2-16 • CCC/PLL Macro were updated.	2-17
	The Delay Increments in the Programmable Delay Blocks specification in Table 2-4 • ProASIC3E CCC/PLL Specification was updated.	2-18
	The "SRAM and FIFO" section was updated.	2-21
	The "RESET" section was updated.	2-24
	The "WCLK and RCLK" section was updated.	2-25
	The "RESET" section was updated.	2-25
	The "RESET" section was updated.	2-26
	The "Introduction" of the "Pro I/Os" section was updated.	2-27
	Table 2-15 I/O Features ProASIC3E was updated.	2-31
	The "Double Data Rate (DDR) Support" section was updated to include information concerning implementation of the feature.	2-34
	The "Electrostatic Discharge (ESD) Protection" section was updated to include testing information.	2-37
	The notes in Table 2-18 • I/O Hot-Swap and 5 V Input Tolerance Capabilities were updated.	2-37
	The "Simultaneous Switching Outputs and Printed Circuit Board Layout" section is new.	2-42
	A footnote was added to Table 2-16 • Maximum I/O Frequency for Single-Ended, Voltage- Referenced, and Differential I/Os.	2-32
	Table 2-20 I/O Attributes vs. I/O Standard Applications was updated.	2-46
	Table 2-21 I/O Standards—SLEW and Output Drive (OUT_DRIVE) Settings was updated.	2-47
	The "x" was updated in the "User I/O Naming Convention" section.	2-50
	The "VCC Core Supply Voltage" pin description was updated.	2-51
	The "VMVx I/O Supply Voltage (quiet)" pin description was updated to include information concerning leaving the pin unconnected	2-51
Advanced v0.3	The "VJTAG JTAG Supply Voltage" pin description was updated.	2-51
	The "VPUMP Programming Supply Voltage" pin description was updated to include information on what happens when the pin is tied to ground.	2-51

Previous Version	Changes in Current Version (Advanced v0.5)	Page
Advanced v0.3 continued	The "I/O User Input/Output" pin description was updated to include information on what happens when the pin is unused.	2-52
	The "JTAG Pins" description was updated to include information on what happens when the pin is unused.	2-52
	The "Programming" section was updated to include information concerning serialization.	2-53
	The "JTAG 1532" section was updated to include SAMPLE/PRELOAD information.	2-54
	The "DC and Switching Characteristics" section chapter was updated with new information.	starting on page 3-1
	The CCC Output Peak-to-Peak Period Jitter F _{CCC_OUT} was updated in Table 2-4.	2-18
	EXTFB was removed from Figure 2-18.	2-19
	The LVPECL specification in Table 2-16 was updated.	2-32
	Table 2-17 was updated.	2-36
	The "Cold-Sparing Support" was updated.	2-37
	The "Electrostatic Discharge (ESD) Protection " was updated.	2-37
	The V _{JTAG} and I/O pin descriptions were updated in the "Pin Descriptions"	2-50
	The "JTAG Pins" was updated.	2-52
	Table 3-6 was updated.	3-4
	P _{AC4} was updated in Table 3-10.	3-7
	Table 3-17 was updated.	3-18
	The note in Table 3-24 was updated.	3-22
	All Timing Characteristic tables were updated from LVTTL to Register Delays.	3-24 to 3-6
	The Timing Characteristics for RAM4K9, RAM512X18, and FIFO were updated.	3-71 to 3-7
	F _{TCKMAX} was updated in Table 3-98.	3-76
Advanced v0.2	The "I/Os Per Package1" table was updated.	1-ii
	Figure 2-4 was updated.	2-4
	The "Clock Resources (VersaNets)" section was updated.	2-8
	The "VersaNet Global Networks and Spine Access" section was updated.	2-10
	The "PLL Macro" section was updated.	2-15
	Figure 2-16 was updated.	2-17
	Figure 2-19 was updated.	2-20
	Table 2-6 was updated.	2-24
	Table 2-7 was updated.	2-24
	The "FIFO Flag Usage Considerations" section was updated.	2-27
	The Table 2-14 was updated.	2-30
	Figure 2-23 was updated.	2-33
	The "Cold-Sparing Support" is new.	2-37
	Table 2-18 was updated.	2-37
	Table 2-20 was updated.	2-46



Previous Version	Changes in Current Version (Advanced v0.5)	
Advanced v0.2	The "User I/O Naming Convention" was updated.	2-50
continued	Pin descriptions in the "JTAG Pins" were updated.	2-52
	Table 3-7 was updated.	
	The "Methodology" was updated.	
	The A3PE3000 "208-Pin PQFP*" pin table was updated.	4-2

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Web-only." The definition of these categories are as follows:

Product Brief

The product brief is a summarized version of a advanced datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Export Administration Regulations (EAR)

The product described in this datasheet is subject to the Export Administration Regulations (EAR). They could require an approved export license prior to export from the United States. An export includes release of product or disclosure of technology to a foreign national inside or outside the United States.

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



http://www.actel.com

Actel Corporation

Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668 Actel Hong Kong www.actel.com.cn

Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong **Phone** +852 2185 6460 **Fax** +852 2185 6488